|
[1] C.-W. Jim Chang, M.-F. Hsiao, and M. Marek-Sadowska, \A New Reason- ing Scheme for Ecient Redundancy Addition and Removal," IEEE Trans. Computer-Aided Design, vol. 22, pp. 945-952, July 2003. [2] S.-C. Chang, K.-T. Cheng, N.-S Woo, and M. Marek-Sadowska, \Postlayout Logic Restructuring Using Alternative Wires," IEEE Trans. Computer-Aided Design, vol. 16, pp. 587-596, June 1997. [3] K. T. Cheng and L. A. Entrena \Multi-level Logic Optimization by Redundancy Addition and Removal," in Proc. Europ. Conf. Design Automation, pp. 373-377, 1993. [4] S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, \Perturb and Simplify: Multi-level Boolean Network Optimizer," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1494-1504, Dec. 1996. [5] S.-C. Chang, L. P. P. P. Van Ginneken, and M. Marek-Sadowska, \Fast Boolean Optimization by Rewiring," in Proc. Int. Conf. Computer-Aided Design, pp. 262-269, 1996. [6] Y.-C Chen and C.-Y Wang, \An Improved Approach for Alternative Wires Identication," in Proc. Int. Conf. Computer Design, pp. 711-716, 2005. [7] L. A. Entrena and K.-T. Cheng, \Combinational and Sequential Logic Op- timization by Redundancy Addition and Removal," IEEE Trans. Computer- Aided Design, vol. 14, pp. 909-916, July 1995. [8] T. Kirkland and M. R. Mercer, \A Topological Search Algorithm for ATPG," in Proc. Design Automation Conf., pp. 502-508, 1987. [9] W. Kunz and D. K. Pradhan, \Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits", in Proc. Int. Test Conf., pp. 816-825, 1992. [10] E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, \SIS: A System for Sequential Circuit Synthesis," Technical Report UCB/ERL M92/41, Electronics Research Lab, Univ. of California, Berkeley, CA 94720, May 1992. [11] A. Veneris and M. S. Abadir, \Design Rewiring Using ATPG", IEEE Trans. Computer-Aided Design, vol. 21, pp.1469-1479, Dec. 2002. [12] A. Veneris, J. B. Liu, M. Amiri and M. S. Abadir, \Incremental Diagnosis and Debugging of Multiple Faults and Errors", in Proc. Design, Automation and Test in Europe, pp. 716-721, 2002.
|