|
[1] Rand Fishkin. (2009, Nov.) Illustrating the Long Tail. [Online]. https://moz.com/blog/illustrating-the-long-tail [2] Shivaram Venkataraman, Niraj Tolia , Parthasarathy Ranganathan , and Roy H. Campbell , "Consistent and Durable Data Structures for Non-Volatile Byte-Addressable Memory," in FAST, 2011. [3] Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, and Khai Leong Yong, "NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems," in FAST, 2015, pp. 167-181. [4] Shimin Chen and Qin Jin, "Persistent B+-Trees in Non-Volatile Main Memory," VLDB Endowment, vol. 8, no. 7, pp. 786-797, 2015. [5] Andreas Chatzistergiou, Marcelo Cintra, and Stratis D. Viglas, "REWIND: Recovery Write-Ahead System for In-Memory Non-Volatile Data-Structures," VLDB Endowment, vol. 8, no. 5. [6] Shimin Chen, Phillip B. Gibbons, and Suman Nath, "Rethinking Database Algorithms for Phase Change Memory," in CIDR, 2011. [7] Weiwei Hu, Guoliang Li, Dalie Sun, and Kian-Lee Tan, "Bp-Tree: A Predictive B+-Tree for Reducing Writes on Phase Change Memory," in TKDE, 2014. [8] Jun Rao and Kenneth A. Ross, "Making B+-Trees Cache Conscious in Main Memory," in SIGMOD, 2000. [9] IG-HOON LEE, SANG-GOO LEE, and JUNHO SHIM, "Making T-Trees Cache Conscious on Commodity Microprocessors," JISE, vol. 27, pp. 143-161, 2011. [10] Ig-hoon Lee, Junho Shim, Sang-goo Lee, and Jonghoon Chun, "CST-Trees: Cache Sensitive T-Trees," in DASFAA, 2007, pp. 398-409. [11] Jun Rao and Kenneth A. Ross, "Cache Conscious Indexing for Decision-Support in Main Memory," in VLDB, 1999. [12] Ping Chi, Cong Xu, Tao Zhang, Xiangyu Dong, and Yuan Xie, "Using Multi-Level Cell STT-RAM for Fast and Energy-Efficient Local Checkpointing," in ICCAD, 2014. [13] Hung-Sheng Chang, Yuan-Hao Chang, Tei-Wei Kuo, and Hsiang-Pang Li, "A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems," in ICCAD, 2015. [14] Wei-Kai Cheng, Yen-Heng Ciou, and Po-Yuan Shen, "Architecture and data migration methodology for L1 cache design with hybrid SRAM and volatile STT-RAM configuration," Elsevier, pp. 191-199, 2015. [15] Namhyung Kim, Junwhan Ahn, Woong Seo, and Kiyoung Choi, "Energy-Efficient Exclusive Last-Level Hybrid Caches Consisting of SRAM and STT-RAM," in VLSI-SoC, 2015, pp. 183 - 188. [16] Richard A. Hankins and Jignesh M. Patel, "Effect of Node Size on the Performance of Cache-Conscious Indices," in SIGMETRICS, 2003, pp. 283-294. [17] Shimin Chen, Phillip B. Gibbons, and Todd C. Mowry, "Improving Index Performance through Prefetching," in SIGMOD, 2001. [18] Ping Chi, Wang-Chien Lee, and Yuan Xie, "Making B+-Tree Efficient in PCM-Based Main Memory," in ISLPED, 2014. [19] The gem5 Simulator. [Online]. http://gem5.org/
|