為應用在無線通訊領域中，本論文提出一個操作在八十億赫茲具可調變相位功能之鎖相迴路，輸入參考頻率為一億赫茲，透過鎖相迴路將其輸出頻率提高至八十億赫茲，主要應用於天線陣列當中，相較於單一天線，天線陣列可以獲得較佳的訊號雜訊比，原因是在天線陣列中，每一根天線在接收或發射訊號時，可以由電路控制產生相位差異，並且透過這些相位差異送至後端數位控制訊號處理，來提升系統之訊雜比，以及達到良好之訊號發送/接收品質。

本論文之鎖相迴路採用一階迴路濾波器(Type-I PLL)架構，其特色是無條件穩定，並且直接使用相位偵測器加上迴路濾波器組成的前饋路徑，相較於傳統的相位頻率偵測器加上電流泵的前饋路徑，前者擁有較佳的線性度，若相位偵測器的輸出不線性，雜訊將會直接饋入壓控震盪器的控制電壓，也因此相位偵測器的線性度變得十分重要。此外本論文提出一個透過兩組除二/三電路組成的相位平移電路，加上三角積分調變器，可以在維持固定的頻率下，調整鎖相迴路之輸出相位，三角積分調變器使用十二位元輸入，迴路頻寬為參考頻率之一百分之一，理由是要濾除三角積分調變器所造成的雜訊。在參考訊號源的部分，可由石英震盪器或是外部訊號產生源提供。

本論文採用台積電所提供之六十五奈米CMOS製程進行模擬設計，論文架構共分為五章，第一章介紹研究動機與背景，第二章著重於分析鎖相迴路之基本架構、子電路的操作原理與設計，第三章介紹本論文提出之操作於八十億赫茲具可調變相位功能之鎖相迴路的設計流程，包含選用架構及原理推導，接著第四章為模擬結果，最後第五章作總結，並且歸納未來的研究目標與展望。

For applications in the field of wireless communication, this thesis proposes A 8GHz Phase Locked loop with phase rotated function, the input reference frequency of 1GHz, through the phase locked loop will increase its output frequency to 8GHz, which is mainly used in antenna arrays, compared to a single antenna array antenna can get a better signal to noise ratio in, because the antenna array, each antenna when receiving or transmitting signals generated by the circuit can be controlled phase difference, and sent to the back-end digital signal processing control through these phase differences, to enhance the signal to-noise ratio, and achieve well-signal transmission / reception quality.

In this thesis, the phase locked loop circuit using a first-order filter (Type-I PLL) architecture, which features unconditionally stable, and direct use of phase detector and loop filter composed of feed forward path, compared with conventional phase frequency detector coupled with a feedforward current path of the pump, the former has a better linearity, if the phase detector output is not linear, the noise will be fed directly into a control voltage of the voltage controlled oscillator, and thus phase investigation Linearity is measured becomes very important. In addition, this paper proposes an addition to the phase shift circuit through two b / c circuit, coupled delta-sigma modulator can be maintained at a fixed frequency, output phase adjustment phase locked loop, the delta-sigma modulator using ten two yuan input, loop bandwidth of the reference frequency of one per cent, on the grounds that to filter out the noise delta-sigma modulator caused. In Part reference signal source by quartz oscillator or an external signal generation source.

In this thesis, we use 65nm CMOS process provided by TSMC,the thesis is divided into five chapters, the first chapter introduces the research motivation and background, and the second chapter focuses on the basic framework of analysis phase-locked loop, the sub-circuit The principle of operation and design proposed for the operation of the third chapter of the thesis adjustable function of varying phase locked loop design process to 8GHz equipment, including the choice of structure and principles of derivation, followed by the fourth chapter of the simulation results, and finally concluding chapter, and summarized future research goals and outlook.

第一章 緒論……………………………………………………………………1
1.1論文簡介……………………………………………………………………………..1
1.2章節介紹………………………………………………………………………..……2
第二章 鎖相迴路原理及設計…………………………………………………3
2.1鎖相迴路基本介紹…………………………………………………………………..3
2.2鎖相迴路線性模型分析……………………………………………………………..4
2.3鎖相迴路子電路介紹……………………………………………………………..…8
2.3.1相位檢測器(Phase Detector)…………………………………………..………8
2.3.2相位頻率檢測器(Phase Frequency Detector)……………....9
2.3.3絕對重疊電路(Must Overlap Circuit)………………………………………..13
2.3.4電流幫浦(Charge Pump)……………………………………………………..14
2.3.5迴路濾波器(Loop Filter)……………………………………………….…….18
2.3.6壓控震盪器(Voltage Control Oscillator)…………………………..21
2.3.7除頻器(Frequency Divider)…………………………………………….…….26
2.3.8鎖相迴路雜訊分析……………………………………………………...……27
第三章 操作在八十億赫茲具可調相位功能鎖相迴路之設計與實現……..29
3.1架構簡介……………………………………………………………………………29
3.2相位檢測器設計與實作………………………………………………………...….31
3.3迴路濾波器設計與實作……………………………………………………………32
3.4壓控震盪器設計與實作……………………………………………………………35
3.5除頻器設計與實作…………………………………………………………………37
3.6相位平移電路設計與實作……………………………………………………..41
3.7三角積分調變電路設計與實作…………………………………...….44
3.7.1多級三角積分調變器………………………………………….…..46
3.7.2線性移位暫存器…………………………………………………………..….47
第四章 模擬結果及數據……………………………………………………49
4.1相位檢測器……………………………………………………………………...….49
4.2壓控震盪器…………………………………………………………………………50
4.2.1共振腔阻抗………………………………………………………………..….50
4.2.2壓控震盪器調頻範圍…………………………………………………….…..51
4.2.3壓控震盪器之相位雜訊…………………………………………………...…52
4.2.4壓控震盪器之輸出振幅與頻率…………………………………….…..53
4.3除頻器…………………………………………………………………………...….53
4.4相位平移電路…………………………………………………………………..…..54
4.5三角積分調變電路……………………………………………………………..…..54
4.6鎖相迴路系統模擬…………………………………………………………………55
4.7佈局圖……………………………………………………………………………....58
第五章 總結與未來展望……………………………………………………..61
5.1結論…………………………………………………………………………………61
5.2未來展望……………………………………………………………....61

參考文獻………………………………………………………………………62

[1] Roland E. Best, Phase-locked Loops: design, simulation, and applications. Chap .1 ,pp. 5-6,Third Ed. McGraw-Hill,1998

[2] Behzad Razavi, Design of analog CMOS integrated circuits, 2001

[3] W.-S. Chang , K.-W. Tan and S.-H. Hsu "A 56.5–72.2 Ghz transformer-injection Miller frequency divider in 1.3-um CMOS", IEEE Micro. WirelessCompon. Lett., vol. 20, no. 7, pp.393 -395 2010

[4] R. Nonis, E. Palumbo, P. Palestri, and L. Selmi, “A design methodology for MOS current-mode logic frequency dividers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 245–254, Feb. 2007.

[5] A. Mazzini, P. Uggetti, and F. Svelte, “Analysis and design of injection-locked LC dividers for quadrature generation,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425–1433, Sep. 2004.

[6] S.H. Yang, C.H Lee, and F.Piazza, “A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop,” Proc. Annual IEEE International ASIC/SOC Conf.,pp276-280,2001

[7] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005

[8] A. Marzari, M. E. Haidari, and A. A. Abdi, “Analysis of oscillators locked by large injection signals: Generalized Adler’s equation and geometrical interpretation,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 737–740.

[9] A. Mazzini, P. Uggetti, and F. Svelte, “Analysis and design of injection-locked LC dividers for quadrature generation,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425–1433, Sep. 2004.

[10] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006

[11] R. Adler, “A study of locking phenomena in oscillators,” Proc. IEEE

[12] L. C. Cho, C. Lee and S. I. Liu, “A 1.2-V 37–38.5-GHz Eight-Phase Clock
Generator in 0.13-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol.42, no. 6, pp. 1261-1270, June 2007.

[13] RHEE, ~. ‘Design of high performance CMOS charge pumps in phase locked loop’. Proc. IEEE Int. Symp. Circuits and Systems, 1999, Vol. 1, pp. 545-548

[14] J. Lee and H. Wang, “Study of sub harmonically injection-locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, pp. 1539–1553, May 2009.

[15] Z. Huang, C. Wu and B. Huang "Design of 24-GHz 0.8-V 1.51-mW coupling current-mode injection-locked frequency divider with wide locking range", IEEE Trans. Microw. Theory Tech., vol. 57, no. 8, pp.1948 -1958, 2009

[16] E. Roth, M. Thalman, N. Felber, and W. Fichtner, “A Delay-Line Based DCO for
Multimedia Application Using Digital Standard Cells”, in Dig. Tech. Papers ISSCC’03,
Feb. 2003, pp. 432-433.

[17] Liang Dai, “A low phase noise ring oscillator with differential control and
Quadrature outputs” ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE
International, 12-15 Sept. 2001 .Pages:134 – 138.

[18] Staszewski R.B., Chih-Ming Hung, and Barton N., “A digitally controlled oscillator in a 90nm digital CMOS process for mobile phones”, IEEE Journal of Solid-State Circuits, pp.
2203 - 2211, Nov. 2005.

[19] T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, “Delta-Sigma Modulation in
Fractional-N Frequency Synthesis,” IEEE Journal of Solid-State Circuits, pp.553-559,
1993.
[20] Thomas Olsson, “A digitally Controlled PLL for SoC Applications”, IEEE J. Solid-State
Circuits, vol.39, no.5, pp. 751-759, May. 2004.