在IC 設計工業中，隨著技術越來越進步，設計也越來越複雜，
經常會在設計的後端才發現問題，功能性的工程變更命令(ECO)的技
術的應用，可有效的減少設計的時間以及製造的成本。在這篇論文，
我們提出一個三階段的演算法，找尋兩電路最少的相異部分，最後利
用邏輯閘回收使用的方法減少相異的部分。第一階段，從輸出端找尋
結構等價的部分，第二階段，使用可滿足性(SAT)檢測程式，找尋兩
電路邏輯等價的輸入端邊界，第三階段，替換部分邏輯閘找尋邏輯等
價的輸出端。利用這三階段找到的相異電路再進行減小。從實驗解果
可以得知，在大部分的案例都有不錯的結果。

In the IC industry, chip design cycles are becoming more compressed, while designs
themselves are growing in complexity. Functional specifications are often modified late
in the design cycle, after placement and routing are complete. These trends necessitate
efficient methods to handle late-stage engineering change orders (ECOs) to the functional
specification, often in response to errors discovered after much of the implementation is
finished. In this thesis, we propose a three-stage algorithm for generating a minimal logic
difference between an original circuit and a modified circuit. Our method has three different
stages and we perform them in order to produce a better patch. In the first phase, we search
from the primary outputs to find structural equivalence between the original circuit and
the modified circuit. In the second phase, we modify DeltaSyn[1] to use a SAT solver
to identify logic equivalence near the input-side boundary of the changes. In the third
phase, we create levels in each gate. According to levels, we check logically equivalent and
choose replaced gates. After the three different stages, a gate-recycle[2] process performs
the patch minimization in the final step. Encouraging experimental results are obtained by
our method.

Acknowledgement
Abstract
1 Introduction
1.1 ECO
1.2 Contribution
1.3 Organization
2 Previous Works
3 Algorithm 8
3.1 Structure Equivalence Matching
3.2 Logic Equivalence Checking
3.3 Replace and Check
3.4 Patch Creation and Patch Minimization
4 Experiment 18
4.1 Experimental Setup
4.2 Results and Analysis
5 Conclusion
Reference

[1] S. Krishnaswamy, H. Ren, N. Modi, and R.Puri. DeltaSyn: an efficient logic difference
optimizer for ECO synthesis. International Conference on Computer-Aided Design
,2009.
[2] S. Huang, W. Lin, P. Huang, and C. R. Huang Match and Replace: A Functional ECO
Engine for Multierror Circuit Rectification, IEEE Transactions on Computer-Aided
Design of Intergrated Circuits and Sys- tems (TCAD) ,2013.
[3] C.-C. Lin, K.-C. Chen and M. Marek-Sadowska. Logic synthesis for engineering
change. on CAD of Integrated Circuits and Systems,1999.
[4] Y.-S. Yang, S. Sinha, A. G. Veneris, and R. K. Brayton. Automating logic rectification
by approximate SPFDs. Asia and South Pacific Design Automation Conference, 2007.
[5] A. C. Ling, S. D. Brown, S. Safarpour and Jianwen Zhu. Toward Automated ECOs in
FPGAs. FPGA, ,2009.
[6] K.-H. Chang, I.L. Markov and V. Bertacco. Fixing design errors with counterexamples
and resynthesis. on CAD of Integrated Circuits and Systems ,2008.
[7] S.-Y. Huang, K.-C. Chen, and K.-T. Cheng. AutoFix: A hybrid tool for automatic logic
rectification. on CAD of Integrated Circuits and Systems,1999.
[8] D. Hoffmann and T. Kropf. Efficient design error correction of digital circuits. Proc.
International Conference on Computer Design,2000.
[9] B.-H. Wu, C.-J. Yang, C.-Y. R. Huang and J.-H. R. Jiang. A Robust Functional ECO
Engine by SAT Proof Minimization and Interpolation Techniques. International Conference
on Computer-Aided Design. 2010.
[10] H. Ren, R. Puri, L. Reddy. S. Krishnaswamy, C.Washburn, J. Earl, J. Keinert. Intuitive
ECO Synthesis for High Performance Circuits. of Design, Automation and Test in
Europe Conference and Exhibition (DATE) ,2013.
[11] G. S. Tseitin. On the complexity of derivation in propositional calculus, in Studies
.Constructive Mathematics and Mathematical Logic, Part II, 1968.
[12] N. Een and N. Sorensson. MiniSAT. http://minisat.se
[13] 2012 CAD Contest at ICCAD. http://cad contest.cs.nctu.edu.tw/CAD-contest-at-
ICCAD2012
[14] D. Brand, A. Drumm, S. Kundu, P. Narain. Incremental Synthesis. ICCAD 1994.
[15] T. Shinsha, T. Kubo, Y. Sakataya, and K. Ishihara. Incremental Logic Synthesis
Through Gate Logic Structure Identification. DAC 1986.
[16] C-C. Lin, K-C. Chen, M.Marek-Sadowska, Logic Synthesis for Engineering Change,
TCAD 1999.
[17] G. Swamy, S. Rajamani, C. Lennard, R. K. Brayton. Minimal Logic Re-synthesis for
Engineering Change, ISCAS 1997.
[18] A. C. Ling, S. D. Brown, J. Zhu, S. Safarpour. Towards Automated ECOs in FPGAs,
FPGA 2009.
[19] K-F. Tang, C-A.Wu, P-K. Huang, C-Y. Huang. Interpolation-based incremental ECO
synthesis for multi-error logic rectification, DAC 2011.
[20] S.-Y. Huang, K.-C. Chen and K.-T. Cheng. Error correction based on verification
techniques, DAC 1996.