帳號:guest(3.144.111.174)          離開系統
字體大小: 字級放大   字級縮小   預設字形  

詳目顯示

以作者查詢圖書館館藏以作者查詢臺灣博碩士論文系統以作者查詢全國書目
作者(中文):馮紹霖
作者(外文):Feng, Shao Lin
論文名稱(中文):應用於超音波成像系統之脈衝產生器與感測驅動器
論文名稱(外文):Pulser and Transducer Driver for Ultrasonic Imaging Systems
指導教授(中文):盧志文
指導教授(外文):Lu, Chih-Wen
口試委員(中文):夏勤
陳宏偉
口試委員(外文):Hsia, Chin
Chen, Hung-Wei
學位類別:碩士
校院名稱:國立清華大學
系所名稱:工程與系統科學系
學號:101011566
出版年(民國):104
畢業學年度:103
語文別:中文
論文頁數:25
中文關鍵詞:超音波脈衝產生器
外文關鍵詞:UltrasoundPulser
相關次數:
  • 推薦推薦:0
  • 點閱點閱:303
  • 評分評分:*****
  • 下載下載:0
  • 收藏收藏:0
此篇論文提出了利用電流式DAC取代傳統單雙極脈衝產生器,利用數位訊號控制脈衝輸出可有效應用在各種超音波掃描模式上,選擇以200MHZ的取樣頻率進行輸入控制,由兩組6位元DAC控制128個電流輸出源搭配100歐姆輸出負載電阻產生頻率為10MHz峰值為40Vpp之正弦波訊號。

相較於傳統脈衝產生器,電流式DAC提供更多元的輸出選擇,同時在改變脈衝振幅及振幅調變上更為容易,省去了加法器與乘法器的需求使系統更為簡潔,本電路設計結構的特點在於取代了傳統式的邏輯電路改用電流式邏輯閘MCML(Mos Current Mode Logic)運用在編碼器(Decoder)上加速編碼器(Decoder)的反應速度提升輸出訊號的弦波完整性讓第二諧波失真拉到39.9dbc,並在製程布局上利用交錯排列手法減少製程變異(Process Variation)所帶來的電流源輸出誤差。
This thesis proposes to use current type DAC to replace the traditional unipolar and bipolar pulse generator. Using digital signal to control pulse generator can be effectively used in ultrasound scanning with variety mode, Using 200Mhz sampling frequency to control double 6-bit DAC with 128 current cell current type output with 100 ohm loading resistor to generates sine wave signal with 10MHz frequency and 40V pick voltage.
Compared to conventional pulse generator , current type DAC have provide more diverse selection , make it easier to change signal amplitude and frequency, eliminating the adder and multiplier to make the system more compact , the characteristics of this work is that replaces the traditional logic circuit switch with current type logic gates MCML (Mos Current Mode Logic) using to enhance the reaction speed of the decoder that let the second harmonic distortion of the output sine wave can be pull to 39.9dbc, and reduce the process variation of current source by using staggered layout techniques .
致謝……………………………………………………… i
中文摘要………………………………………………… iv
目錄……………………………………………………… vi
圖目錄……………………………………………………viii
緒論……………………………………………………… 1
第一章 緒論………………………………………………… 1
1.1 研究動機……………………………………… 1
1.2 研究背景……………………………………… 2
第二章 電路設計與實現………………………………… 4
2.1電流式邏輯電路MCML………………………… 4
2.2高壓電流原件…………………………………… 7
2.3脈衝產生器……………………………………… 10
第三章 布局前模擬波形與參數………………………… 13
3.1佈局前模擬………………………………………13
3.2數值比較………………………………………… 16
第四章 布局考量與規劃………………………………… 17
4.1低壓元件保護與布局考量……………………… 17
4.2高壓元件布局與保護考量……………………… 20
第五章 結論與未來展望………………………………… 23
[1] A. Van den Bosch, M. Borremans, M. Steyaert, W Sansen, "A 10-Bit 1 GSample/s Nyquist Current-Steering CMOS D/A Converter" IEEE Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE 2000 ,
[2] Jose Bastos, "A 12-Bit Intrinsic Accuracy High Speed CMOS DAC" IEEE J. Solid-state Circuits, vol. 33, no. 12, pp. 1959-1969, Dec. 1998.
[3] Mikael Gustavsson, J. Jacob Wikner, Nianxiong Nick Tan, "CMOS Data Converters for Communications", Kluwer Academic Publishers., 2000, pp. 95-100, pp. 1- pp. 25
[4] H.Hassan, M..Anis, M..Elmasry, MOS Current Mode Logic: Design, Optimization, and VariabilityProceedings of IEEE International SOC Conference, 2004. Sept247-250
[5] M.W. AllamM.I. Elmasry, Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic StyleIEEE Journal of Solid-State Circuits, 2001, 36°3˜550-558
[6] Giuseppe CarusoAlessio MacchiarellaMinimum Power-Delay Product Design of MCML GatesICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS KRAKóW, SEPTEMBER 14-17, 2008 109-112
[7] K.Doris,High-speed D/A converters: from analysis and synthesis concepts to IC implementation," Ph.D. dissertation, Univ. of Technology Eindhoven, Sept. 2004
[8] A. van Roermund et al,“Smart AD and DA Converters," sut、mittedto IEEE ISCAS 2005, Kobe, Japan, May 23 -26,2005
[9] J.Deveugele,G.VanderPlas,M.Steyaert,G.Gielen,andW.Sansen,“Agradient-errorandedge-effecttolerantswitchingschemeforahigh-accuracyDAC,”IEEETrans.CircuitsSyst.I,Reg.Papers,vol.51,no.1,pp.191–195,Jan.2004.
[10] W. Schofield, D.Mercer, L. St. Onge, ,ιA 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz Noise Power Spec甘alDensisty", 2003, ISSCC
[11] Y.Cong, R.L.Geiger, ,ιA l.5V 14-bit 100MS/s Self-Calibrated DAC", 2003 IEEE ISSCC
[12] Yongsang Yo0 , Minkyu Song “DESIGN OF A 1.8V lOBIT JOOMSPS CMOS DIGITAL-TO-ANALOG CONVERTER WITH A NOVEL DEGLITCHING CIRCUIT AND INVERSE THERMOMETER DECODER” Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on Volume: 2
[13] JohanBorg , JonnyJohansson An Ultrasonic Transducer Interface IC With Integrated Push-Pull 40 Vpp, 400 mA Current Output, 8-bit DAC and Integrated HV Multiplexer Solid-State Circuits, IEEE Journal of Volume: 46 , Issue: 2
 
 
 
 
第一頁 上一頁 下一頁 最後一頁 top
* *