隨著越來越多的零件被放置到系統中以增加效能，早期的全系統模擬工具變成驗證複雜的互動行為的必要方法。在過去許多有用的時間精準模擬工具已經被開發，然而即使是最有效率的方法仍然帶來的90%以上的代價發生在共用設備的模擬上，如匯流排。在不使用妥協於精準的固定延遲或耗時的精準排序方法，本篇論文提出一個有效的系統行為感測競爭延遲模型，他可以動態抓取競爭狀態以及系統結構改變。為了驗證這個想法，我們建構了一個分析的匯流排延遲模型且合併至一個系統模擬工具中。實驗顯示，在全系統模擬上我們相對於排序為基礎的匯流排模型得到了39到46倍的效能提升以及評估出的時間差異小於3%。

List of Figures 6
Chapter 1 Introduction 8
Chapter 2 Related Work 14
Chapter 3 Bus Activity-Sensitive Contention Delay Model 17
3.1. Basic Data Process Time 19
3.2. Contention Delay Estimation 21
Chapter 4 Choosing Proper Sampling Period 30
Chapter 5 Experimental Results 34
5.1. Determinism Verification 34
5.2. Performance and Accuracy Comparison 35
5.3. Contention Delay Accuracy Comparison 37
5.4. System Contention Effect Verification 39
Chapter 6 Conclusion 41
Bibliography 42

[1] Benini, Luca, et al. "Mparm: Exploring the multi-processor soc design space with systemc." Journal of VLSI signal processing systems for signal, image and video technology 41.2 (2005): 169-182.
[2] Coware. www.synopsys.com
[3] Caldari, Marco, et al. "Transaction-level models for AMBA bus architecture using SystemC 2.0." Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum-Volume 2. IEEE Computer Society, 2003.
[4] Schirner, Gunar, and Rainer Dömer. "Fast and accurate transaction level models using result oriented modeling." Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design. ACM, 2006.
[5] M.-H. Wu, P.-C. Wang, C.-Y. Fu, and R.-S. Tsay, “A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation,” in 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 2011, pp. 339–344.
[6] C. K. Lo, R. S. Tsay, “Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model,” in ASP-DAC, 2009.
[7] C. K. Lo, L. C. Chen, M. H. Wu, R. S. Tsay, “Cycle-count-accurate Processor Modeling for Fast and Accurate System-level Simulation,” in DATE, 2011.
[8] S. Pasricha, N. Dutt, and M. Ben-Romdhane, "Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration," Proc. Design Automation Conf., 2004, pp. 113-118.
[9] V. D'silva, S. Ramesh, and A. Sowmya, "Synchronous Protocol FSM: A Framework for Modeling and Verification of SoC Communication Architectures," Proc. Design, Automation and Test in Europe, 2004, pp. 20-27.
[10] Hwang, Yonghyun, Samar Abdi, and Daniel Gajski. "Cycle-approximate retargetable performance estimation at the transaction level." Proceedings of the conference on Design, automation and test in Europe. ACM, 2008.
[11] Russell, Jeffry T., and Margarida F. Jacome. "Architecture-level performance evaluation of component-based embedded systems." Proceedings of the 40th annual Design Automation Conference. ACM, 2003.
[12] M.-H. Wu, et al., "Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation," presented at the Proceedings of the Conference on Design, Automation and Test in Europe, Dresden, Germany, 2010.
[13] Jason E. Miller et al., “Graphite: A distributed parallel simulator for multicores,” in HPCA ’10: Proceedings of the 16th International Symposium on High-Performance Computer Architecture, Jan. 2010.
[14] M. Xu, R. Bodik, and M. D. Hill, “A ‘flight data recorder’ for enabling full-system multiprocessor deterministic replay,” in Computer Architecture, 2003.
[15] S. C. Woo, et al., "The SPLASH-2 programs: characterization and methodological considerations," presented at the Proceedings of the 22nd annual international symposium on Computer architecture, S. Margherita Ligure, Italy, 1995.
[16] Yi-Len Lo, Mao-Lin Li, and Ren-Song Tsay, ” Cycle Count Accurate Memory Modeling in System Level Design,” CODES+ISSS’09, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, pp. 287~293, 2009, Grenoble, France.
[17] Meng-Huan Wu, Cheng-Yang Fu, Peng-Chih Wang, Ren-Song Tsay,"A Distributed Timing Synchronization Technique for Parallel Multi-Core Instruction-Set Simulation,” ACM Transactions on Embedded Computing Systems, Feb. 2013.
[18] Pei-Chia Patty Lin, Evason Du, Ren-Song Tsay, “A Fast and Accurate Instruction-Oriented Processor Simulation Approach,” VLSI-DAT 2013.
[19] Chen-Kang Lo, Mao-Lin Li, Jen-Chieh Yeh, Ren-Song Tsay, “Automatic Generation of High-speed Accurate TLM Models for Out-of-Order Pipelined Bus,” tbp ACM Transactions on Embedded Computing Systems, 2013.
[20] Fan-Wei Yu, Bo-Han Zeng, Yu-Hung Huang, Hsin-I Wu, Che-Rung Lee and Ren-Song Tsay, “A Critical-Section-Level Timing Synchronization Approach for Deterministic Multi-Core Instruction-Set Simulations,” DATE 2013.
[21] Schirrmeister, Frank, Shay Benchorin, and Filip Thoen. "Using virtual platforms for pre-silicon software development." White paper, Synopsys (2008).
[22] Wu, Meng-Huan, et al. "An effective synchronization approach for fast and accurate multi-core instruction-set simulation." Proceedings of the seventh ACM international conference on Embedded software. ACM, 2009.
[23] Cucinotta, Tommaso, and Dario Faggioli. "An exception based approach to timing constraints violations in real-time and multimedia applications." Industrial Embedded Systems (SIES), 2010 International Symposium on. IEEE, 2010
[24] Wallace, Gregory K. "The JPEG still picture compression standard." Communications of the ACM 34.4 (1991): 30-44