|
[1] G. E. Moore, "No exponential is forever: but "Forever" can be delayed! [semiconductor industry]," in Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, 2003, pp. 20-23 vol.1.
[2] K. Y. Yun and A. E. Dooply, "Pausible clocking-based heterogeneous systems," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 7, pp. 482-488, 1999.
[3] S. Beer, R. Ginosar, M. Priel, R. Dobkin, and A. Kolodny, "The devolution of synchronizers," in Electrical and Electronics Engineers in Israel (IEEEI), 2010 IEEE 26th Convention of, 2010, pp. 000114-000118.
[4] D. Haliday, R. Rensnick, and J. Walker, Fundamentals of Physics, Second ed. New York, 1981.
[5] D. Chen, D. Singh, J. Chromczak, D. Lewis, R. Fung, D. Neto, et al., "A Comprehensive Approach to Modeling, Characterizing and Optimizing for Metastability in FPGAs," presented at the FPGA'10, Monterey, California, USA, 2010.
[6] H. J. M. Veendrick, "The behaviour of flip-flops used as synchronizers and prediction of their failure rate," Solid-State Circuits, IEEE Journal of, vol. 15, pp. 169-176, 1980.
[7] S. T. Flannagan, "Synchronization reliability in CMOS technology," Solid-State Circuits, IEEE Journal of, vol. 20, pp. 880-882, 1985.
[8] J. U. Horstmann, H. W. Eichel, and R. L. Coates, "Metastability behavior of CMOS ASIC flip-flops in theory and test," Solid-State Circuits, IEEE Journal of, vol. 24, pp. 146-157, 1989.
[9] L. Portmann, T. H. Meng, x, and Y, "Metastability in CMOS library elements in reduced supply and technology scaled applications," Solid-State Circuits, IEEE Journal of, vol. 30, pp. 39-46, 1995.
[10] I. W. Jones, Y. Suwen, and M. Greenstreet, "Synchronizer Behavior and Analysis," in Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on, 2009, pp. 117-126.
[11] R. Ginosar, "Metastability and Synchronizers: A Tutorial," Design & Test of Computers, IEEE, vol. 28, pp. 23-35, 2011.
[12] D. J. Kinniment and J. V. Woods, "Synchronisation and arbitration circuits in digital systems," Electrical Engineers, Proceedings of the Institution of, vol. 123, pp. 961-966, 1976.
[13] C. Dike and E. Burton, "Miller and noise effects in a synchronizing flip-flop," Solid-State Circuits, IEEE Journal of, vol. 34, pp. 849-855, 1999.
[14] J. Jex and C. Dike, "A fast resolving BiNMOS synchronizer for parallel processor interconnect," Solid-State Circuits, IEEE Journal of, vol. 30, pp. 133-139, 1995.
[15] D. Kinniment, K. Heron, and G. Russell, "Measuring deep metastability," in Asynchronous Circuits and Systems, 2006. 12th IEEE International Symposium on, 2006, pp. 10 pp.-11.
[16] D. J. Kinniment, C. E. Dike, K. Heron, G. Russell, and A. V. Yakovlev, "Measuring Deep Metastability and Its Effect on Synchronizer Performance," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 15, pp. 1028-1039, 2007.
[17] B. M. Rogina and B. Vojnovic, "Metastability evaluation method by propagation delay distribution measurement," in Test Symposium, 1995., Proceedings of the Fourth Asian, 1995, pp. 40-44.
[18] A. S. Patharkar, V. E. Khetade, S. S. Limaye, A. S. Bhopale, and A. S. Patharkar, "Analysis of Synchronizer, Data Loss and Occurrence of Metastability," in Electronic Systems, Signal Processing and Computing Technologies (ICESC), 2014 International Conference on, 2014, pp. 392-397.
[19] S. Beer and R. Ginosar, "A new 65nm LP metastability measurment test circuit," in Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, 2012, pp. 1-4.
[20] W. Xiaoxiao, D. Tran, S. George, L. Winemberg, N. Ahmed, S. Palosh, et al., "Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements," in Test Conference (ITC), 2012 IEEE International, 2012, pp. 1-9.
[21] S. Beer and R. Ginosar, "An extended metastability simulation method; Extended node short simulation (ENSS)," in Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of, 2012, pp. 1-4.
[22] S. Beer, J. Cox, T. Chaney, and D. M. Zar, "MTBF Bounds for Multistage Synchronizers," in Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th International Symposium on, 2013, pp. 158-165.
[23] S. Beer, R. Ginosar, R. Dobkin, and Y. Weizman, "MTBF Estimation in Coherent Clock Domains," in Asynchronous Circuits and Systems (ASYNC), 2013 IEEE 19th International Symposium on, 2013, pp. 166-173.
[24] C. Myers, E. Mercer, and H. Jacobson, "Verifying synchronization srategies," in Formal Methods for Globally Asynchronous Locally Synchronous (GALS) Architecture2003.
[25] S. Beer and R. Ginosar, "Eleven Ways to Boost Your Synchronizer," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. PP, pp. 1-1, 2014.
|