|
[1] F. Herzel, B. Razavi, ”A Study of Oscillator Jitter Due to Supply and Substrate Noise.” IEEE Circuits and Systems Society, vol. 46, no.1, pp. 56–62, Jan. 1999.
[2] X. Ge, M. Arcak, K.N. Salama, ”Nonlinear analysis of ring oscillator circuits.” American Control Conference (ACC), pp. 1772–1776, Jan. 2010.
[3] B. Razavi, ”A study of phase noise in CMOS oscillators.” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 331–343, Mar. 1996.
[4] P. Hsieh, J. Maxey, C.-K. K. Yang, ”Minimizing the Supply Sensitivity of a CMOS Ring Oscillator Through Jointly Biasing the Supply and Control Voltages.” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2488–2495, Sept. 2009.
[5] E. Soleiman, Kamarei, Mahmoud, ”New low current mismatch and wide output dynamic range charge pump.” Electrical Engineering (ICEE), pp. 1–5, May 2011.
[6] J.G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques." IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723–1732, Sept. 1996.
[7] T. Wu, K. Mayaram, U. Moon, ”An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators.” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 775–783, Sept. 2007.
[8] C. Lai, M. Shen, Y. Wu, K. Huang, P. Huang, ”A 0.24 to 2.4 GHz phaselocked loop with low supply sensitivity in 0.18-μm CMOS.” Circuits and Systems (ISCAS), pp. 981–984, 2011.
[9] S. Kao, S. Liu, ”A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression. ” Very Large Scale Integration (VLSI) Systems, vol. 19, no. 4, pp. 592–602, 2011.
[10] M. Mansuri, C.-K. K. Yang,”A Low-Power Adaptive Bandwidth PLL and Clock Buffer With Supply-Noise Compensation.” IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1804–1812, 2003.
[11] J. Lee, B. Kim, ”A low-noise fast-lock phase-locked loop with adaptive bandwidth control.” IEEE J. Solid-State Circuits , vol. 35, no. 8, pp. 1137–1145, Aug. 2000.
[12] E. Alon, J. Kim, S. Pamarti, K. Chang, M. Horowitz, ”Replica compensated linear regulators for supply-regulated phase-locked loops.” IEEE J. Solid-State Circuits , vol. 41, no. 2, pp. 413–424, Feb. 2006. |