|
[1] Kea-Tiong Tang, Shih-Wen Chiu, Meng-Fan Chang, Chih-Cheng Hsieh, and Jyuo-Min Shyu, “A low-power electronic nose signal-processing chip for a portable artificial olfaction system.,” IEEE transactions on biomedical circuits and systems, vol. 5, no. 4, pp. 380–90, Aug. 2011. [2] Hung Tat Chen, Kwan Ting Ng, a Bermak, M. K. Law, and D. Martinez, “Spike latency coding in biologically inspired microelectronic nose.,” IEEE transactions on biomedical circuits and systems, vol. 5, no. 2, pp. 160–8, Apr. 2011. [3] T. J. Koickal, A. Hamilton, S. L. Tan, J. A. Covington, J. W. Gardner, and T. C. Pearce, “Analog VLSI Circuit Implementation of an Adaptive Neuromorphic Olfaction Chip,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 1, pp. 60–73, Jan. 2007. [4] H. Chen and A. F. Murray, “Continuous restricted Boltzmann machine with an implementable training algorithm,” IEE Proceedings - Vision, Image, and Signal Processing, vol. 150, no. 3, p. 153, 2003. [5] C. C. Lu, C. Y. Hong, and H. Chen, “A Scalable and Programmable Architecture for the Continuous Restricted Boltzmann Machine in VLSI,” 2007 IEEE International Symposium on Circuits and Systems, pp. 1297–1300, May 2007. [6] N. H. Hamid, A. F. Murray, and S. Roy, “Time-Domain Modeling of Low-Frequency Noise in Deep-Submicrometer MOSFET,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 1, pp. 245–257, Feb. 2008. [7] N. Friedman, M. Linial, I. Nachman, and D. Pe’er, “Using Bayesian networks to analyze expression data.,” Journal of computational biology : a journal of computational molecular cell biology, vol. 7, no. 3–4, pp. 601–20, Jan. 2000. [8] K. Strimmer and V. Moulton, “Likelihood analysis of phylogenetic networks using directed graphical models.,” Molecular biology and evolution, vol. 17, no. 6, pp. 875–81, Jun. 2000. [9] C. Lu and H. Chen, “Minimising Contrastive Divergence with Dynamic Current Mirrors,” ICANN ’09 Proceedings of the 19th International Conference on Artificial Neural Networks, pp. 410–420, 2009. [10] R. A. Fisher, “The Use of Multiple Measurements In Taxonomic Problems,” Annals of Eugenics, vol. 7, no. 2, pp. 179–188, Sep. 1936. [11] C. C. Lu and H. Chen, “A Scalable and Programmable Probabilistic Generative Model in Very Large Scale Integration,” pp. 1–10, 2010. [12] A. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, “Analog circuits in ultra-deep-submicron CMOS,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 132–143, Jan. 2005. [13] T. D. and R. D. Shih-Chii Liu, Jörg Kramer, Giacomo Indiveri, Analog VLSI: Circuits and Principles. The MIT Press, 2002. [14] M. Banu and Y. Tsividis, “Floating voltage-controlled resistors in CMOS technology,” Electronics Letters, vol. 18, no. 15, p. 678, 1982. [15] C. Lin and J. Wang, “A digital circuit design of hyperbolic tangent sigmoid function for neural networks,” 2008 IEEE International Symposium on Circuits and Systems, pp. 856–859, May 2008. [16] A. Mishra and K. Raj, “Implementation of a digital neuron with nonlinear activation function using piecewise linear approximation technique,” in 2007 Internatonal Conference on Microelectronics, 2007, no. December, pp. 69–72. [17] P. Treleaven, M. Pacheco, and M. Vellasco, “VLSI architectures for neural networks,” IEEE Micro, vol. 9, no. 6, pp. 8–27, Dec. 1989. [18] S. Vassiliadis, M. Zhang, and J. G. Delgado-Frias, “Elementary function generators for neural-network emulators.,” IEEE transactions on neural networks / a publication of the IEEE Neural Networks Council, vol. 11, no. 6, pp. 1438–49, Jan. 2000. [19] Z. Xu, J. Chen, L. Xu, W. Wang, and A. E. Methods, “A parallel digital hardware generator of White Gaussian noise stressing on crest factor,” in 2012 18th Asia-Pacific Conference on Communications (APCC), 2012, pp. 456–461. [20] W. Hörmann and J. Leydold, “Continuous random variate generation by fast numerical inversion,” ACM Transactions on Modeling and Computer Simulation, vol. 13, no. 4, pp. 347–362, Oct. 2003. [21] G. E. P. Box and M. E. Muller, “A Note on the Generation of Random Normal Deviates,” The Annals of Mathematical Statistics, vol. 29, no. 2, pp. 610–611, Jun. 1958. [22] W. Luk, J. D. Villasenor, and P. H. W. Leong, “A hardware Gaussian noise generator using the Wallace method,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 8, pp. 911–920, Aug. 2005. [23] L. Colavito and D. Silage, “Composite Look-Up Table Gaussian Pseudo-Random Number Generator,” 2009 International Conference on Reconfigurable Computing and FPGAs, pp. 314–319, Dec. 2009.
|