由已知的研究顯示，深腦電刺激可以抑制帕金森氏症患者的病情，但是腦內運作的機制仍然未知，故欲發展一個可以無線傳輸電源的微系統，來達到研究的目的。而為了使前端感測到的生醫訊號做更進一步的資料處理，需要透過類比數位轉換器，來將感測到的訊號轉換成數位碼，以利後端數位訊號處理操作。此微系統在無線傳輸的過程中，需要將二次測線圈的載波訊號轉換成內部晶片的直流電源，但以此無線傳能方式會造成較大的漣漪(Ripple)抖動，而造成類比數位轉換器效能低落。
考量到電源抖動造成類比數位轉換器效能低落的問題，本論文提出一個可以免除參考電壓的連續漸近式類比數位轉換器。透過內部自行產生參考電壓，不需外接抖動電源，可使類比數位轉換器保有原來設計的性能表現。同時利用錯誤容忍機制，可補償比較器上，因為製程變異而造成電荷變動偏移。使用0.18μm標準CMOS製程，量測結果顯示，此類比數位轉換器可以操作在免除參考電壓的情況下，在0.75V~1V仍然可以操作保持SNDR為46.7dB。而在1V的情況下，取樣頻率可以由167KHz到7.7MHz。在VDD上若有一個250mV振幅的抖動時，相較於傳統的類比數位轉換器SNDR大降至剩下29dB，此類比數位轉換器仍可保持SNDR有44.25dB。故由結果顯示，在電源有較大抖動情況下，利用免除參考電壓的方式，此類比數位轉換器仍可以保持穩定性能。

摘要 I
Abstract II
目錄 III
圖目錄 V
表目錄 IX
第一章 簡介 1
1.1研究背景 1
1.2研究動機 5
1.3章節介紹 6
第二章 類比數位轉換器架構選擇 7
2.1類比數位轉換器規格 7
2.2類比數位轉換器架構 13
2.3連續漸近式類比數位轉換器架構 14
第三章 提出的連續漸近式類比數位轉換器架構 23
3.1免除參考電壓理念 23
3.2錯誤容忍機制 26
3.3提出的SAR ADC子電路 33
3.3.1取樣保持電路 33
3.3.2比較器 37
3.3.3數位控制器 39
3.3.4電壓提升電路 43
3.3.5數位類比轉換器 44
3.4整體模擬結果 47
3.4.1佈局圖 47
3.4.2佈局後模擬結果 49
第四章 晶片量測 52
4.1量測結果 53
4.2規格比較表 63
4.3模擬和量測討論 64
4.4效能比較表 73
第五章 結論和未來研究方向 74
5.1結論 74
5.2未來研究方向 76
參考文獻 77

[1] S. Led, J. Fernandez, L. Serrano, "Design of a Wearable Device for ECG Continuous Monitoring Using Wireless Technology," Annual International Conference of the IEEE Engineering in Medicine and Biology Society, vol.2, pp.3318-321, Sept. 2004
[2] M. J. Moron, E. Casilari, R. Luque, J. A. Gazquez, "A wireless monitoring system for pulse-oximetry sensors," Proceedings on Systems Communications, pp.79,84, Aug. 2005.
[3] R. Muller, S. Gambini, J. M. Rabaey, "A 0.013mm2 5μW DC-coupled neural signal acquisition IC with 0.5V supply," IEEE International Solid-State Circuits Conference, pp.302,304, Feb. 2011.
[4] A. M. Lozano, J. Dostrovsky, R. Chen, and P. Ashby, "Deep brain stimulation for Parkinson’s disease: disrupting the disruption," THE LANCET Neurology, vol.1, pp. 225-231,Aug. 2002.
[5] K. Nowak, E. Mix, J. Gimsa, U. Strauss, K. K. Sriperumbudur, R.Benecke, and U. Gimsa, “Optimizing a RodentModel of Parkinson's Disease for Exploring the Effects andMechanisms of Deep Brain Stimulation,” SAGE-Hindawi Access to Research Parkinson’s Disease, Jan. 2011.
[6] H. J. Yoo, C. V. Hoof, “Bio-medical CMOS ICs” Spriners, 2011.
[7] W. Kester, “Analog Digital Conversion”, Analog Device, 2004.
[8] S. W. Chen, “Power Efficient System and A/D Converter Design for Ultra-Wideband Radio,” Electrical Engineering and Computer Sciences University of California at Berkeley, PHD Thesis, May 2006.
[9] N. Verma, AP. Chandrakasan, "An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes," IEEE Journal of Solid-State Circuits, vol.42, no.6, pp.1196-1205, Jun. 2007.
[10] Y. K. Chang, C. S. Wang, C. K. Wang, "A 8-bit 500-KS/s low power SAR ADC for bio-medical applications," IEEE Asian Solid-State Circuits Conference, pp.228-231, Nov. 2007.
[11] C. C. Liu, S. J. Chang, G. Y. Huang, Y. Z. Lin, C. M. Huang, "A 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOS," IEEE Symposium on VLSI Circuits, pp.241-242, Jun. 2010.
[12] M. Van Elzakker, E. Van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B. Nauta, "A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE International Solid-State Circuits Conference, pp.244-610, Feb. 2008.
[13] B. P. Ginsburg, A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC," IEEE Journal of Solid-State Circuits, vol.42, no.4, pp.739-747, April 2007.
[14] J. Craninckx, G. Van Der Plas, "A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS," IEEE International Solid-State Circuits Conference, pp.246-600, Feb. 2007.
[15] V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, J. Craninckx, "An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE International Solid-State Circuits Conference, pp.238-610, Feb. 2008.
[16] B. Malki, T. Yamamoto, B. Verbruggen, P. Wambacq, J. Craninckx, "A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range," IEEE International Solid-State Circuits Conference pp.470-472, Feb. 2012.
[17] J. H. Tsai, Y. J. Chen, M. H. Shen, P. C. Huang, "A 1-V, 8b, 40MS/s, 113µW charge-recycling SAR ADC with a 14µW asynchronous controller," Symposium on VLSI Circuits, pp.264-265, Jun. 2011.
[18] V. Giannini, P. Nuzzo,V. Chironi, A. Baschirotto, G. Van der Plas, J. Craninckx,"An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS,"IEEE International Solid-State Circuits Conference, pp.238-610, Feb. 2008.
[19] B. Malki, T. Yamamoto, B. Verbruggen, P. Wambacq, J. Craninckx, "A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range,"IEEE International Solid-State Circuits Conference, pp.470-472, Feb. 2012.
[20] P. Harpe, E. Cantatore, A. van Roermund, "A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction," IEEE International Solid-State Circuits Conference, pp.270-271, Feb. 2013.