|
[1] A. Ali and J. L. Tham, “A 900-MHz frequency synthesizer with integrated LC voltage-controlled oscillator,” in ISSCC Dig. Tech. Papers, pp. 390–391, Feb. 1996 [2] P. Mayr , C. Weyers and U. Langmann "90 GHz 65 nm CMOS injection-locked frequency divider" in ISSCC Dig. Tech. Papers, pp.198 -199. Feb. 2007 [3] J. Lee, H. Wang, W. Chen, and Y. Lee, “Subharmonically injectionlocked PLLs for ultra-low-noise clock generation,” in ISSCC Dig. Tech. Papers, pp. 92–93. Feb. 2009 [4] Y. C. Huang and S. I. Liu, “A 2.4GHz sub-harmonically Injection-Locked PLL with self- calibrated injection timing,” in ISSCC Dig. Tech. Papers, pp. 338-340, Feb. 2012 [5] I-T. Lee, Y.-J. Chen, S.-I. Liu, C.-P. Jou, F.-L. Hsueh, and H.-H. Hsieh, “A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing ” in ISSCC Dig. Tech. Papers , pp. 414-415, Feb. 2013 [6] H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, pp. 813–821, June 1999. [7] P. Andreani, A. Bonfanti, L. Romanò, and C. Samori, “Analysis and design of a 1.8-GHz CMOS LC quadrature VCO,” IEEE J. Solid-State Circuits, vol. 37, pp. 1737–1747, Dec. 2002. [8] S. Verma, H. R. Rategh, and T. H. Lee, “A unified model for injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 38, pp. 1015–1027, June 2003. [9] J. Lee and B. Razavi, “A 40-GHz frequency divider in 0.18-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594–601, Apr. 2004. [10] A. Mazzanti, P. Uggetti, and F. Svelto, “Analysis and design of injection-locked LC dividers for quadrature generation,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1425–1433, Sep. 2004. [11] L. C. Cho, C. Lee and S. I. Liu, “A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol.42, no. 6, pp. 1261-1270, June 2007. [12] J. Lee and H. Wang, “Study of subharmonically injection-locked PLLs,” IEEE J. Solid-State Circuits, vol. 44, pp. 1539–1553, May 2009. [13] Z. Huang , C. Wu and B. Huang "Design of 24-GHz 0.8-V 1.51-mW coupling current-mode injection-locked frequency divider with wide locking range", IEEE Trans. Microw. Theory Tech., vol. 57, no. 8, pp.1948 -1958, 2009 [14] R. Nonis, E. Palumbo, P. Palestri, and L. Selmi, “A design methodology for MOS current-mode logic frequency dividers,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 2, pp. 245–254, Feb. 2007. [15] RHEE,~.: ‘Design of high performance CMOS charge pumps in phase locked loop’. Proc. IEEE Int. Symp. Circuits and Systems, 1999, Vol. 1, pp. 545-548 [16] A. Mirzaei, M. E. Heidari, and A. A. Abidi, “Analysis of oscillators locked by large injection signals: Generalized Adler’s quation and geometrical interpretation,” in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 737–740. [17] R. Adler, “A study of locking phenomena in oscillators,” Proc. IEEE, vol. 61, pp. 1380–1385, Oct. 1973. [18] W.-S. Chang , K.-W. Tan and S.-H. Hsu "A 56.5–72.2 Ghz transformer-injectionMiller frequency divider in 1.3-um CMOS", IEEE Microw. WirelessCompon. Lett., vol. 20, no. 7, pp.393 -395 2010 [19] 高曜煌, 射頻鎖相迴路IC設計, 滄海書局, 2005 [20] 劉深淵, 楊清淵, 鎖相迴路, 滄海書局, 2006 [21] Behzad Razavi, Design of analog CMOS integrated circuits, 2001
|