|
[1] T.-C. H. H.-C. C. Y.-W. C. Tung-Chieh Chen, Zhe-Wei Jiang, “NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, pp. 1228–1240, Jul 2008. [2] M.-K. Hsu and Y.-W. Chang, “Unified analytical global placement for large scale mixed-size circuit designs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, pp. 1366–1378, Sep 2012. [3] Y.-W. C. F.-J. H. Tung-Chieh Chen, Ping-Hung Yuh and D. Liu, “MP-trees: a packing-based macro placement algorithm for mixed-size designs,” IEEE TCAD, vol. 27, pp. 1621–1634, Sep 2008. [4] Y.-W. C. Chin-Hao Chang and T.-C. Chen, “A novel damped-wave framework for macro placement,” Proc. ICCAD, pp. 504–511, Nov 2017. [5] S.-T. C. Y.-W. C. Chien-Hsiung Chiou, Chin-Hao Chang, “Circular-contour based obstacle-aware macro placement,” Proc. of ASP-DAC, pp. 172–177, Jan 2016. [6] Y.-W. C. Hsin-Chen Chen, Yi-Lin Chuang and Y.-C. Chang, “Constraint graph-based macro placement for modern mixed-size circuit designs,” Proc. ICCAD, pp. 218–223, Sep 2008. [7] C.-H. C. Y.-W. C. C.-J. W. Yi-Fang Chen, Chau-Chin Huang, “Routability driven blockage-aware macro placement,” Proc. of DAC, pp. 1–6, Jun 2014. [8] Personal communication. [9] N. V. J. Z. Yan and C. Chu, “An effective floorplan-guided placement algorithm for large-scale mixed-size designs,” ACM Transactions on Design Automation of Electronic Systems, vol. 19, pp. 1–25, Jun 2014. [10] J. P.-M. G.-O. Alex Vidal-Obiols, Jordi Cortadella and F. Martorell, “Multilevel dataflow-driven macro placement guided by rtl structure and analytical methods,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, pp. 2542–2555, Dec 2021. [11] K. S. Tony Chan, Jason Cong, “Multilevel generalized force-directed method for circuit placement,” Proceedings of the 2005 international symposium on Physical design, pp. 185–192, Apr 2005. |