|
[1] J. Brogaard et al., “High frequency trading and its impact on market quality,” Northwestern University Kellogg School of Management Working Paper, vol. 66, 2010. [2] A. Gerig, “High frequency trading synchronizes prices in financial markets,” arXiv.org, Papers, Nov. 2012. [Online]. Available: https://ideas.repec.org/p/arx/papers/1211.1919. html [3] C. Leber, B. Geib, and H. Litz, “High frequency trading acceleration using FPGAs,” in 2011 21st International Conference on Field Programmable Logic and Applications, 2011, pp. 317–322. [4] Q. Tang, M. Su, L. Jiang, J. Yang, and X. Bai, “A scalable architecture for low-latency market-data processing on FPGA,” in 2016 IEEE Symposium on Computers and Communication (ISCC), 2016, pp. 597–603. [5] J. W. Lockwood, A. Gupte, N. Mehta, M. Blott, T. English, and K. Vissers, “A lowlatency library in FPGA hardware for high-frequency trading,” in 2012 IEEE 20th Annual Symposium on High-Performance Interconnects, 2012, pp. 9–16. [6] A. Boutros, B. Grady, M. Abbas, and P. Chow, “Build fast, trade fast: FPGA-based highfrequency trading using high-level synthesis,” in 2017 International Conference on Re- ConFigurable Computing and FPGAs (ReConFig), 2017, pp. 1–6. [7] H. R. Stoll, “The relationship between put and call option prices,” The Journal of Finance, vol. 24, no. 5, pp. 801–824, 1969. [Online]. Available: https: //onlinelibrary.wiley.com/doi/abs/10.1111/j.1540-6261.1969.tb01694.x [8] N. Chriss and N. Chriss, Black Scholes and Beyond: Option Pricing Models. McGraw- Hill Companies,Incorporated, 1997. [Online]. Available: https://books.google.com.tw/ books?id=8q9v1ZekHEEC [9] S. Min, M. Alian, W.-M. Hwu, and N. S. Kim, “Semi-Coherent DMA: An alternative I/O coherency management for embedded systems,” IEEE Computer Architecture Letters, vol. 17, no. 2, pp. 221–224, 2018. [10] W. wu and M. Crawford, “Potential performance bottleneck in Linux TCP,” Int. J. Communication Systems, vol. 20, pp. 1263–1283, 11 2007. [11] FAST Specification Version 1.1. FIXTrading Community, 2017. [12] D. Slogsnat, A. Giese, M. Nüssle, and U. Brüning, “An open-source HyperTransport core,” ACM Transactions on Reconfigurable Technology and Systems, vol. 1, no. 14, pp. 1–21, 2008. [13] R. Pottathuparambil, J. Coyne, J. Allred, W. Lynch, and V. Natoli, “Low-latency FPGA based financial data feed handler,” in 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, 2011, pp. 93–96. [14] M. Dvořák and J. Kořenek, “Low latency book handling in FPGA for high frequency trading,” in 17th International Symposium on Design and Diagnostics of Electronic Circuits Systems, 2014, pp. 175–178. [15] R. Pagh and F. F. Rodler, “Cuckoo hashing,” J. Algorithms, vol. 51, no. 2, p. 122–144, may 2004. [Online]. Available: https://doi.org/10.1016/j.jalgor.2003.12.002 [16] H. Kan, R. Hao, J. Wang, G. Mei, D. Su, and S. Deng, “HLS based ultra-low latency FAST protocol decoder,” ser. CSAE 2021. New York, NY, USA: Association for Computing Machinery, 2021. [Online]. Available: https://doi.org/10.1145/3487075.3487150 [17] R. Nageshwara and V. Kumar, “Concurrent access of priority queues,” IEEE Transactions on Computers, vol. 37, no. 12, pp. 1657–1665, 1988. [18] Y.-C. Kao, H.-A. Chen, and H.-P. Ma, “An FPGA-based high-frequency trading system for 10 gigabit ethernet with a latency of 433 ns,” in 2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2022, pp. 1–4. [19] Tick-by-tick Market Information Transmission Operation Manual. Taiwan Futures Exchange, 2020. [20] Taiwan Futures Market TCP/IP TMP Messaging Specifications. Taiwan Futures Exchange, 2022. [21] F. Black and M. Scholes, “The pricing of options and corporate liabilities,” Journal of political economy, vol. 81, no. 3, p. 637, 1973. [22] G. Chatziparaskevas, A. Brokalakis, and I. Papaefstathiou, “An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes,” in 2012 Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 709–714. [23] I. Stamoulias, C. Kachris, and D. Soudris, “Hardware accelerators for financial applications in HDL and high level synthesis,” in 2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2017, pp. 278– 285. |