自20世紀下半葉以來，隨著切換頻率變高的電力半導體元件之發明，電壓源轉換器在工業應用中，愈發佔有舉足輕重的地位，其中一個重要應用便是交流馬達驅動。在轉換器的實際操作中，存在諸多影響馬達驅動效能的非理想特性，例如訊號的傳輸時間導致開關切換延遲，且在同臂的開關訊號間會刻意引入怠滯時間來避免直流鏈短路；再者，開關及背接二極體的雜散電容與導通壓降也會造成電壓失真，即為實際輸出電壓與電壓命令間的誤差。轉換器非理想特性除了會產生輸出電壓誤差之外，輸出電流的總諧波失真(Total harmonic distortion, THD)亦會因而加劇，特別是低次諧波。因此，針對轉換器非理想特性的補償是極為必要的。
本論文介紹兩種補償方法，其一是將失真電壓對應電流的數值儲存起來，以查表的方式做補償；其二則是注入擬合失真電壓之梯形電壓至電壓命令，梯形傾斜角度則以消除低次電流諧波，做為目標進行閉迴路控制。
最後，以二階層轉換器連接濾波電感串聯電阻負載進行實驗，來驗證此兩種補償方法的正確性，進而比較兩者在不同操作條件下的效能。

Since the late twentieth century, the voltage source inverter has played an important role in industrial applications with the innovation of power semiconductor devices featuring higher switching frequency. One of the vital applications is ac motor drive. In practical inverter operations, there are many nonideal characteristics that influence the efficacy of motor drive. For instance, the transmission time of the signal causes the switching delay and a dead time is intentionally inserted in the gating signals of the switches of each leg to prevent the dc bus from short circuit. In addition, the parasitic capacitance and on-state voltage drop of switches and anti-parallel diodes also bring about the distorted voltage, which is the error between output voltage and voltage reference. Apart from generating output voltage error, the THD of output current also increases because of inverter nonideal characteristics, especially on low-order harmonics. Hence, compensation for inverter nonideal characteristics is indispensable.
This thesis introduces two compensation approaches. One is to store the values of the distorted voltages corresponding to the currents in a table, and make compensation by looking up the table. The other is to inject a trapezoidal voltage which is fit for the distorted voltage into voltage reference. The tilt angle of the trapezoidal voltage is to eliminate low-order current harmonics as the goal for closed-loop control.
Finally, experiments are performed with a two-level inverter connected to a filter inductor in series with a resistive load to verify the correctness of the two compensation methods, and to compare their effectiveness under different operating conditions.

摘要------I
Abstract------II
誌謝------III
目錄------IV
圖目錄------VI
表目錄------IX
第一章 緒論------1
1.1 研究背景與動機------1
1.2 文獻回顧------2
1.3 論文大綱------6
第二章 轉換器非理想特性解析------7
2.1 參數與框轉換定義------7
2.2 轉換器非理想特性對輸出電壓之影響------11
2.2.1 平均模型推導------11
2.2.2 怠滯時間------13
2.2.3 雜散電容------15
2.2.4 導通壓降------18
2.2.5 補償電壓決定------20
2.3 轉換器非理想特性辨識過程------22
第三章 補償策略------26
3.1 查表補償法------26
3.2 梯形電壓補償法------27
3.2.1 補償電壓形狀效能分析------27
3.2.2 梯形傾角控制架構------30
3.3 梯形電壓與查表補償法比較------31
第四章 實驗結果------33
4.1 轉換器非理想特性辨識------35
4.2 大電流振幅補償效能------37
4.3 小電流振幅補償效能------48
第五章 結論與未來展望------54
5.1 結論------54
5.2 未來展望------55
參考文獻------56

[ 1 ] D. Leggate and R. J. Kerkman, "Pulse-based dead-time compensator for PWM voltage inverters," IEEE Transactions on Industrial Electronics, vol. 44, no. 2, pp. 191-197, April 1997, doi: 10.1109/41.564157.

[ 2 ] A. C. Oliveira, C. B. Jacobina and A. M. N. Lima, "Improved dead-time compensation for sinusoidal PWM inverters operating at high switching frequencies," IEEE Transactions on Industrial Electronics, vol. 54, no. 4, pp. 2295-2304, Aug. 2007, doi: 10.1109/TIE.2007.894770.

[ 3 ] Z. Zhang and L. Xu, "Dead-time compensation of inverters considering snubber and parasitic capacitance," IEEE Transactions on Power Electronics, vol. 29, no. 6, pp. 3179-3187, June 2014, doi: 10.1109/TPEL.2013.2275551.

[ 4 ] Joon-Hee Lee and Seung-Ki Sul, "Inverter nonlinearity compensation of discontinuous PWM considering voltage drop of power semiconductor and dead time effect," 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 2020, pp. 5677-5682, doi: 10.1109/ECCE44975.2020.9235672.

[ 5 ] N. Bedetti, S. Calligaro and R. Petrella, "Self-commissioning of inverter dead-time compensation by multiple linear regression based on a physical model," IEEE Transactions on Industry Applications, vol. 51, no. 5, pp. 3954-3964, Sept.-Oct. 2015, doi: 10.1109/TIA.2015.2436882.

[ 6 ] Jong-Woo Choi and Seung-Ki Sul, "Inverter output voltage synthesis using novel dead time compensation," IEEE Transactions on Power Electronics, vol. 11, no. 2, pp. 221-227, March 1996, doi: 10.1109/63.486169.

[ 7 ] G. Pellegrino, R. I. Bojoi, P. Guglielmi, and F. Cupertino, "Accurate inverter error compensation and related self-commissioning scheme in sensorless induction motor drives," IEEE Transactions on Industry Applications, vol. 46, no. 5, pp. 1970-1978, Sept.-Oct. 2010, doi: 10.1109/TIA.2010.2057395.

[ 8 ] Jong-Woo Choi and Seung-Ki Sul, "A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages," IEEE Transactions on Industry Applications, vol. 31, no. 5, pp. 1001-1008, Sept.-Oct. 1995, doi: 10.1109/28.464512.

[ 9 ] M. Kang, S. Lee and Y. Yoon, "Compensation for inverter nonlinearity considering voltage drops and switching delays of each leg's switches," 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, USA, 2016, pp. 1-7, doi: 10.1109/ECCE.2016.7854946.

[ 10] Hyun-Soo Kim, Hyung-Tae Moon and Myung-Joong Youn, "On-line dead-time compensation method using disturbance observer," IEEE Transactions on Power Electronics, vol. 18, no. 6, pp. 1336-1345, Nov. 2003, doi: 10.1109/TPEL.2003.818833.

[ 11 ] S. Kim, W. Lee, M. Rho, and S. Park, "Effective dead-time compensation using a simple vectorial disturbance estimator in PMSM drives," IEEE Transactions on Industrial Electronics, vol. 57, no. 5, pp. 1609-1614, May 2010, doi: 10.1109/TIE.2009.2033098.

[ 12 ] Y. Park and S. Sul, "A novel method to compensate non-linearity of inverter in sensorless operation of PMSM," 8th International Conference on Power Electronics - ECCE Asia, Jeju, Korea (South), 2011, pp. 915-922, doi: 10.1109/ICPE.2011.5944644.

[ 13 ] Y. Park and S. Sul, "A novel method utilizing trapezoidal voltage to compensate for inverter nonlinearity," IEEE Transactions on Power Electronics, vol. 27, no. 12, pp. 4837-4846, Dec. 2012, doi: 10.1109/TPEL.2012.2192451.

[ 14 ] H. Kim, Y. Kwon, S. Chee, and S. Sul, "Analysis and compensation of inverter nonlinearity for three-level T-type inverters," IEEE Transactions on Power Electronics, vol. 32, no. 6, pp. 4970-4980, June 2017, doi: 10.1109/TPEL.2016.2607226.