在通訊技術的更迭中，4G的通訊技術使得訊號可以擁有快速的傳輸速度，使得原本3G無法實現的應用一一實現，例如:視訊通話以及高速傳輸。為了實現這些應用，類比數位轉換器在系統中是不可被取代的一部份，類比數位轉換器可以將類比訊號有效的轉為數位訊號，而現今有著不同架構以及不同類型的類比數位轉換器，其中連續漸進式類比數位轉換器是較為流行的，其中的原因為數位電路的部分較多較容易藉由製成的演進而簡化，另外一部份的原因為電路架構優秀的擴充性讓連續漸進式類比數位轉換器受到較多的青睞。
本論文實現一個連續漸進式類比數位轉換器並以帶冗餘位的方式優化切換上的速度使得速度能夠進一步的提升。此連續漸進式類比數位轉換器有著高速度低功率的特性，可以用於時序交錯的類比數位轉換器並可再加上通道並聯的架構讓速度的到進一步的提升。
本論文的架構使用台積電65奈米的製程來設計，操作電壓為1.2伏特，峰對峰值的輸入訊號為2.2伏特，在模擬結果的有效位元數為9.902，DNL為+0.02/-0.24，INL為+0.23/-0.24，平均消耗功率為2.800572244mW，電路面積為0.0254〖mm〗^2。

Abstract(英文摘要)

In the change of wireless communication technology, 4G technology provide high transmission speed for signal. ADC are an irreplaceable part of the system and it can effectively convert analog signals into digital signals. Nowadays, there are different types of ADCs. Among them, SAR ADC are more popular because in SAR ADC many digital circuits are easier to simplify by the evolution of technology scales.
This paper implements a successive-approximation ADC and optimizes the switching speed with redundancy so that the speed can be further improved. This SAR ADC has the characteristics of high speed and low power. It can be used in the timing-interleaved ADC and can be coupled with a parallel channel architecture to further increase the speed.
The SAR ADC is implemented in TSMC 65nm process. The supply voltage is 1.2 volts, the peak-to-peak input signal is 2.2 volts, the number of effective bits in the simulation results is 9.902, the peak DNL value is +0.02 to -0.24 LSB and the peak INL value is +0.23 to -0.24 LSB, the average power consumption is 2.801mW, and the circuit area is 0.0254. 〖mm〗^2。

第一章 簡介 1
第二章 研究背景以及相關研究介紹 2
第三章 連續漸進式類比數位轉換器電路原理以及切換模式 16
第四章 帶冗餘位連續漸進式類比數位轉換器之設計 26
第五章 結論與未來發展 60
參考文獻 61

[1] J. McCreary and P. Gray, “All-MOS charge redistribution analog-to-digital conversion techniques,” IEEE J. Solid-State Circuits, vol. 10, no. 6, pp. 371–379, Dec. 1975.
[2] B. P. Ginsburg and A. P. Chandrakasan, “500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007.
[3] C.C. Liu, et al, ‘‘A 6-bit 220-MS/s Time-Interleaving SAR ADC in 0.18-um Digital CMOS Process,’’ IEEE J. Solid-State Circuits, vol.45, no. 4, Apr. 2009, pp. 731-740.
[4] A. M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 34, pp. 599–606, May 1999.
[5] D. Aksin, M. Al-Shyoukh, and F. Maloberti, "Switch Bootstrapping for Precise Sampling Beyond Supply Voltage", IEEE Journal of Solid State Circuits, pp. 1938-1943, Aug.2006.
[6] Fiedler, Horst L., et al. "A 5-bit building block for 20 MHz A/D converters." IEEE Journal of Solid-State Circuits 16.3 (1981): 151-155.
[7] Kobayashi, Tsuguo, et al. "A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture." IEICE transactions on electronics 76.5 (1993): 863- 867.
[8] Figueiredo, Pedro M., and Joao C. Vital. "Kickback noise reduction techniques for CMOS latched comparators." IEEE Transactions on Circuits and Systems II: Express Briefs 53.7 (2006): 541-545.
[9] Pelgrom, Marcel JM, Aad CJ Duinmaijer, and Anton PG Welbers. "Matching properties of MOS transistors." IEEE Journal of solid-state circuits 24.5 (1989): 1433-1439.
[10] Nuzzo, Pierluigi, et al. "Noise analysis of regenerative comparators for reconfigurable ADC architectures." IEEE Transactions on Circuits and Systems I: Regular Papers 55.6 (2008): 1441- 1454.
[11] Tsai, Jen-Huan, et al. "A 0.003 mm2 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching." IEEE Journal of Solid-State Circuits 50.6 (2015): 1382-1398.