帳號:guest(18.226.88.240)          離開系統
字體大小: 字級放大   字級縮小   預設字形  

詳目顯示

以作者查詢圖書館館藏以作者查詢臺灣博碩士論文系統以作者查詢全國書目
作者(中文):趙銘仁
作者(外文):Chao, Ming-Jen
論文名稱(中文):非同步操作於背接型中性點箝位轉換器之研究
論文名稱(外文):A Study of the Asynchronous Operation of Back-to-back Neutral-Point Clamped Converters
指導教授(中文):鄭博泰
指導教授(外文):Cheng, Po-Tai
口試委員(中文):侯中權
謝振中
口試委員(外文):Hou, Chung-Chuan
Shieh, Jenn-Jong
學位類別:碩士
校院名稱:國立清華大學
系所名稱:電機工程學系
學號:106061586
出版年(民國):108
畢業學年度:107
語文別:中文
論文頁數:65
中文關鍵詞:中性點箝位轉換器共模電壓漏電流非同步操作零序注入中性點電壓平衡
外文關鍵詞:neutral point clamped convertercommon mode voltageleakage currentasynchronous operationzero sequence injectionneutral point balance
相關次數:
  • 推薦推薦:0
  • 點閱點閱:22
  • 評分評分:*****
  • 下載下載:0
  • 收藏收藏:0
  近年來,由於不斷電系統(Uninterruptible Power System)被廣泛應用於工業上,交流–交流背接型轉換器的議題也備受重視,而三階中性點箝位轉換器與二階轉換器相比,在相同的直流鏈電壓條件下開關元件的跨壓只有二階轉換器的一半,三階中性點箝位轉換器可輸出3種電壓等級,故能有效提高輸出品質,故此篇論文就針對背接型三階中性點箝位轉換器之架構去作探討。

  背接型三階中性點箝位轉換器使用零序注入的技術去提高直流鏈電壓的利用率,考慮到市電非理想情況,轉換器交流—交流可能會操作於非同步的狀況,使得相同零序注入的效果受到影響,進而導致轉換器操作於過調節的情況發生。因此透過額外的直流鏈電壓與虛功電流去補償過調變的狀況,此外中性點電位的平衡也是考量之一。

  另外,假設系統有第四線存在時,轉換器不同的共模電壓可能導致漏電流產生,為了抑制漏電流的產生,提出了邊緣對齊脈衝寬度調變技術可以有效的抑制漏電流的產生。最後實驗結果會在後面的章節作呈現以驗證所提出之方法是否有效。
  In recent years, uninterrupted power supply systems are widely applied in the industry. The issue of AC-AC back to back converters is also highly attention. When the same dc bus voltage condition, the three-level neutral point clamp converter has the half switch cross voltage compare with two level converter and a three-level neutral point clamp converter can output three different level voltage so the output performance is better than two level converter. This thesis is focused on three-level back to back neutral point clamped converters.

  Back to back NPC converter use zero sequence injection technique to enhance DC-bus utilization. Considering the non-ideal grid voltage, AC voltages on both ends are asynchronous, which affects the effect of the common zero-sequence injection. So we proposed additional DC bus voltage and reactive current to compensation over-modulation. Besides, the neutral point balance is one issue we consider.

  Besides that, assume that the fourth wire exists in the system, the different common-mode voltages between rectifier and inverter may cause the circulating current. In order to suppress the circulating current, we proposed the Edge-alignment PWM technique to effectively suppress the generation of the circulating current. The laboratory test result is shown behind, then verify the proposed technique.
誌謝--------------------------------------------------------I
摘要-------------------------------------------------------II
Abstract--------------------------------------------------III
目錄-------------------------------------------------------IV
圖目錄-----------------------------------------------------VI
表目錄------------------------------------------------------X
第一章 緒論-------------------------------------------------1
1.1簡介-----------------------------------------------------1
1.2研究動機-------------------------------------------------2
1.3論文大綱-------------------------------------------------3
第二章 文獻回顧---------------------------------------------4
2.1 三階中性點箝位轉換器------------------------------------4
2.2 脈衝寬度調變法------------------------------------------6
2.3 三階空間向量調變法--------------------------------------8
2.4 三階轉換器電容中性點控制-------------------------------10
第三章 操作原理--------------------------------------------13
3.1 簡介---------------------------------------------------13
3.2 共模電壓與漏電流之關係---------------------------------14
3.3 權重控制策略-------------------------------------------16
3.3.1線性調變範圍限制--------------------------------------16
3.3.2相同零序注入與調節指數之關係--------------------------18
3.3.3權重控制之自由度--------------------------------------20
3.3.4直流鏈電壓與虛功電流權重控制--------------------------23
3.3.5權重因子的討論----------------------------------------24
3.4 邊緣對齊調變技術---------------------------------------25
3.4.1傳統脈衝寬度調變法------------------------------------26
3.4.2 偏移輸出方法-----------------------------------------28
3.4.3分散式邊緣對齊調變技術與集中式邊緣對齊調變技術--------29
3.4.4 邊緣對齊調製技術實現方法與空白時間-------------------39
第四章 機台實驗結果----------------------------------------41
4.1 簡介---------------------------------------------------41
4.2 權重控制實驗結果---------------------------------------43
4.2.1 零序注入與漏電流之關係-------------------------------43
4.2.2 調節命令與線性調變範圍之關係-------------------------46
4.2.3 權重控制策略-----------------------------------------50
4.2.4權重控制中性點電壓補償--------------------------------53
4.3邊緣對齊調變技術實驗結果--------------------------------55
4.3.1反向位配置與分散式邊緣對齊調變技術比較----------------55
4.3.2反向位配置與集中式邊緣對齊調變比較--------------------59
第五章 結論與未來展望--------------------------------------62
5.1結論----------------------------------------------------62
5.2未來展望------------------------------------------------63
參考文獻---------------------------------------------------64

[1] E. J. Bueno, S. CO´breces, F. J. RodrI´guez, . HernA´ndez, and F. Espinosa, “Design of a back-to-back npc converter interface for wind turbines with squirrel-cage induction generator,” IEEE Transactions on Energy Conversion, vol. 23, no. 3, pp. 932–945, Sep. 2008.

[2] Z. Zhang, C. M. Hackl, and R. Kennel, “Computationally efficient dmpc for three-level npc back-to-back converters in wind turbine systems with pmsg,” IEEE Transactions on Power Electronics, vol. 32, no. 10, pp. 8018–8034, Oct 2017.

[3] A. Calle-Prado, S. Alepuz, J. Bordonau, P. Cortes, and J. Rodriguez,“Predictive control of a back-to-back npc converter-based wind power system,” IEEE Transactions on Industrial Electronics, vol. 63, no. 7, pp. 4615–4627, July 2016.

[4] J. Pou, R. Pindado, D. Boroyevich, and P. Rodriguez, “Limits of the neutral-point balance in back-to-back-connected three-level converters,” IEEE Transactions on Power Electronics, vol. 19, no. 3, pp. 722–731, May 2004.

[5] A. Nabae, I. Takahashi, and H. Akagi, “A new neutral-point-clamped pwm inverter,” Industry Applications, IEEE Transactions on, vol. IA-17, no. 5, pp. 518–523, Sept 1981.

[6] B. McGrath, D. Holmes, and T. Lipo, “Optimized space vector switching sequences for multilevel inverters,” Power Electronics, IEEE Transactions on, vol. 18, no. 6, pp. 1293–1301, Nov 2003.

[7] B. P. McGrath, D. G. Holmes, and T. Lipo, “Optimized space vector switching sequences for multilevel inverters,” IEEE Transactions on Power Electronics, vol. 18, no. 6, pp. 1293–1301, Nov 2003.

[8] S. Ogasawara and H. Akagi, “Analysis of variation of neutral point potential in neutral-point-clamped voltage source pwm inverters,” in Industry Applications Society Annual Meeting, 1993., Conference Record of the 1993 IEEE, Oct 1993, pp. 965–970 vol.2.



[9] N. Celanovic and D. Boroyevich, “A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source pwm inverters,” IEEE Transactions on Power Electronics, vol. 15, no. 2, pp. 242–249, Mar 2000.

[10] K. Yamanaka, A. Hava, H. Kirino, Y. Tanaka, N. Koga, and T. Kume, “A novel neutral point potential stabilization technique using the information of output current polarities and voltage vector,” Industry Applications, IEEE Transactions on, vol. 38, no. 6, pp. 1572–1580, Nov 2002.

[11] H. Akagi and T. Hatada, “Voltage balancing control for a three-level diode-clamped converter in a medium-voltage transformerless hybrid active filter,” IEEE Transactions on Power Electronics, vol. 24, no. 3, pp. 571–579, March 2009.

[12] F. Wang, "Sine-triangle vs. space vector modulation for three-level PWM voltage source inverters," Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129), Rome, 2000, pp. 2482-2488 vol.4.

[13] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, “A new multilevel pwm method: a theoretical analysis,” IEEE Transactions on Power Electronics, vol. 7, no. PD, pp. 497–505, Jul 1992.

[14] V. G. Agelidis and M. Calais, “Application specific harmonic performance evaluation of multicarrier pwm techniques,” in PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196), vol. 1, May 1998, pp. 172–178 vol.1.

[15] H.-J. Kim, H.-D. Lee, and S.-K. Sul, “A new pwm strategy for common mode voltage reduction in neutral-point-clamped inverter-fed ac motor drives,” Industry Applications, IEEE Transactions on, vol. 37, no. 6, pp. 1840–1845, Nov 2001.

[16] H. Zhang, A. von Jouanne, S. Dai, A. Wallace, and F. Wang, “Multilevel inverter modulation schemes to eliminate common-mode voltages,” Industry Applications, IEEE Transactions on, vol. 36, no. 6, pp. 1645–1653, Nov 2000.
(此全文未開放授權)
電子全文
中英文摘要
 
 
 
 
第一頁 上一頁 下一頁 最後一頁 top
* *