|
[1] Open SystemC Initiative, “IEEE Standard SystemC Language Reference Manual”, IEEE Std 1666-2005, pp. 1–423, Mar. 2006. [2] D. C. Black, J. Donovan, B. Bunton, and A. Keist, SystemC: From the ground up, Springer Verlag, 2009. [3] Open SystemC Initiative, OSCI TLM 2.0 Language Reference Manual, July 2009. [4] The ArchC Team, The ArchC Architecture Description Language v2.0 Reference Manual, Aug. 2007. [5] D. Etiemble C. Bechara, N. Ventroux, “Towards a parameterizable cycle-accurate iss in archc”, in AICCSA. IEEE, 2010. [6] Olaf Spinczyk, Daniel Lohmann, and Matthias Urban, “Advances in AOP with aspectc++”, in New Trends in Software Methodologies, Tools and Techniques - Proceedings of the Fifth SoMeT 2005, September 28-30, 2005, Tokyo, Japan, Hamido Fujita and Mohamed Mejri, Eds. 2005, vol. 129 of Frontiers in Artificial Intelligence and Applications, pp. 33–53, IOS Press. [7] H. Ziade, N. A. Ayoubi, and R. Velazco et al., “A survey on fault injection techniques”, in IAJIT, 2004, vol. 1, pp. 171–186. [8] J. Arlat ; Y. Crouzet ; J.-C. Laprie, “Fault injection for dependability validation of faulttolerant computing systems”, in Symposium on Fault-Tolerant Computing (FTCS). IEEE, 1989. [9] J. Torin U. Gunneflo, J. Karlsson, “Evaluation of error detection schemes using fault injection by heavy-ion radiation”, in Symposium on Fault-Tolerant Computing (FTCS). IEEE, 1989. [10] A. Janning ; J. Heyszl ; F. Stumpf ; G. Sigl, “A cost-effective fpga-based fault simulation environment”, in FDTC. IEEE, 2011. [11] A. Ejlali A. Mohammadi, M. Ebrahimi and S. G. Miremadi, “Scfit: A fpga-based fault injection technique for seu fault model”, in DATE. EDA Consortium, 2012. [12] F. Novak U. Legat, A. Biasizzo, “Automated seu fault emulation using partial fpga reconfiguration”, in DDECS. IEEE, 2010. [13] L. Chen A. Pellegrini, R. Smolinski, X. Fu, S. K. S. Hari, J. Jiang, S. V. Adve, T. Austin, and V. Bertacco, “Crashtest’ing swat: Accurate, gate-level evaluation of symptom-based resiliency solutions”, in DATE. EDA Consortium, 2012. [14] A. H¨oller, G. Sch¨onfelder, N. Kajtazovic, T. Rauter, and C. Kreiner, “FIES: a fault injection framework for the evaluation of self-tests for COTS-based safety-critical systems”, in MTV. IEEE, 2014. [15] J. Wei, A. Thomas, G. Li, and K. Pattabirama, “Quantifying the accuracy of high-level fault injection techniques for hardware faults”, in DSN. IEEE, 2014. [16] CY Cher H. Cho, S. Mirkhani, J. A. Abraham, and S. Mitra, “Quantitative evaluation of soft error injection techniques for robust system design”, in DAC. ACM, 2013. [17] U. R. Karpuzcu ML Li, P. Ramachandran, S. K. S. Hari, and S. V. Adve, “Accurate microarchitecture-level fault modeling for studying hardware faults”, in HPCA. IEEE, 2009. [18] B. A. Tabacaru, M. Chaari, W. Ecker, C. N. T. Kruse, K. Liu, H. Post, N. Hatami, and A. v. Schwerin, “Runtime fault-injection tool for executable systemc models”, in FDL. IEEE, 2015. [19] “Z01x functional safety assurance”, in [Online], https://www.synopsys.com/ verification/simulation/z01x-functionalsafety.html. [20] V. Guarnieri N. Bombieri, F. Fummi, “Accelerating rtl fault simulation through rtl-to-tlm abstraction”, in ETS. IEEE, 2011. [21] R. Ubar U. Reinsalu, J. Raik and P. Ellervee, “Fast rtl fault simulation using decision diagrams and bitwise set operations”, in DFT. IEEE, 2011. [22] Y. Fu, A. Terechko, T. Bijlsma, P. J. L. Cuijners, and J. Redegeld, “Avfi: Fault injection for autonomous vehicles”, in ICSA-C. IEEE, Mar 2019. [23] N.Binkert et al., “The gem5 simualtor”, in Arch. News, vol. 39, no. 2, 2011. [24] D.Gizopoulos A.Chatzidimitriou, “Anatomy of microarchitecturelevel reliability assessment: throughput and accuracy”, in ISPASS. IEEE, 2016. [25] Christopher Weaver Shubhendu S. Mukherjee, Joel Emer, Steven K. Reinhardt, and Todd Austin, “A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor”, in International Symposium on Microarchitecture (MICRO). IEEE, 2003. [26] Razvan Cheveresan Arijit Biswas, Paul Racunas, Joel Emer, Shubhendu S. Mukherjee1, and Ram Rangan, “Computing architectural vulnerability factors for address-based structures”, in International Symposium on Computer Architecture (ISCA). IEEE, 2005. [27] Nour Sayed Mojtaba Ebrahimi, Maryam Rashvand, and Mehdi B. Tahoori, “Fault injection acceleration by architectural importance sampling”, in International Conference on Hardware/ Software Codesign and System Synthesis (CODES+ISSS). IEEE, 2015. [28] T. D. Hamalainen E. Pekkarinen, “Modeling risc-v processor in ip-xact”, in DSD. IEEE, 2018. [29] R. A. Shafik ; P. Rosinger ; B. M. Al-Hashimi, “Systemc-based minimum intrusive fault injection technique with improved fault representation”, in IOLTS. IEEE, 2008. [30] Bogdan B. A. Tabacaru, Moomen Chaari, Wolfgang Ecker, Cristiano Novello, and Thomas Kruse, “Comparison of different fault-injection methods into tlm models”, 10 2015. [31] W. Ecker B. A. Tabacaru, M. Chaari, C. N. T. Kruse, K. Liu, H. Post, N. Hatami, and A. v. Schwerin, “Fault-injection techniques for tlm-based virtual prototypes”, in FDL. IEEE, 2015. [32] S. Dutta, D. Tabakov, and Moshe Vardi, “Chimp: A tool for assertion-based dynamic verification of systemc models”, CEUR Workshop Proceedings, vol. 1130, pp. 38–45, 01 2014. |