|
[1] Sengupta, K., & Hashemi, H. (2006, December). Maximum frequency of operation of CMOS static frequency dividers: Theory and design techniques. In Electronics, Circuits and Systems, 2006. ICECS'06. 13th IEEE International Conference on (pp. 584-587). IEEE. [2] Usama, M., & Kwasniewski, T. A. (2006, June). A 40-GHz frequency divider in 90-nm CMOS technology. In Circuits and Systems, 2006 IEEE North-East Workshop on (pp. 41-43). IEEE. [3] Nonis, R., Palumbo, E., Palestri, P., & Selmi, L. (2007). A design methodology for MOS current-mode logic frequency dividers. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(2), 245-254. [4] Razavi, B. (2004). A study of injection locking and pulling in oscillators. IEEE journal of solid-state circuits, 39(9), 1415-1424. [5] Kuo, Y. H., Tsai, J. H., Chou, W. H., & Huang, T. W. (2010, December). Admittance-transforming injection-locked frequency divider and low-supply-voltage current mode logic divider. In Microwave Conference Proceedings (APMC), 2010 Asia-Pacific (pp. 782-785). IEEE. [6] Imani, A., & Hashemi, H. (2017). Distributed Injection-Locked Frequency Dividers. IEEE Journal of Solid-State Circuits, 52(8), 2083-2093. [7] Rategh, H. R., & Lee, T. H. (1999). Superharmonic injection-locked frequency dividers. IEEE Journal of Solid-State Circuits, 34(6), 813-821. [8] Lee, J., Li, Y. A., Hung, M. H., & Huang, S. J. (2010). A fully-integrated 77-GHz FMCW radar transceiver in 65-nm CMOS technology. IEEE Journal of Solid-State Circuits, 45(12), 2746-2756. [9] Siriburanon, T., Kondo, S., Katsuragi, M., Liu, H., Kimura, K., Deng, W., ... & Matsuzawa, A. (2016). A low-power low-noise mm-wave subsampling PLL using dual-step-mixing ILFD and tail-coupling quadrature injection-locked oscillator for IEEE 802.11 ad. IEEE Journal of Solid-State Circuits, 51(5), 1246-1260. [10] Razavi, B. (2004). A study of injection locking and pulling in oscillators. IEEE journal of solid-state circuits, 39(9), 1415-1424. [11] Lee, J., & Wang, H. (2009). Study of subharmonically injection-locked PLLs. IEEE Journal of Solid-State Circuits, 44(5), 1539-1553. [12] 蕭介勛. (2008). 本地振盪源的注入鎖定與牽引現象研究 (Doctoral dissertation, 撰者). [13] 許敦智, et al. 0.18 μm 互補式金氧半導體高頻壓控振盪器與鎖相迴路設計. 2005. PhD Thesis. [14] 奚國綱. (2015). 一個寬頻鎖相迴路具有全域操作的高線性度壓控振盪器. 中央大學電機工程研究所碩士在職專班學位論文, 1-110. [15] 邱顯鴻, et al. 低電壓互補式金氧半導體高頻壓控振盪器與鎖相迴路設計. 2006. PhD Thesis. [16] 陳韋存.(2017).一個操作在2.8-4.8GHz的三角積分鎖相迴路.清華大學電機工程學系研究所論文. [17] 高曜煌,《射頻鎖相迴路 IC 設計》。滄海書局,2017 [18] 劉深淵,楊清淵,《鎖相迴路》。滄海書局,2017
|