帳號:guest(3.15.29.119)          離開系統
字體大小: 字級放大   字級縮小   預設字形  

詳目顯示

以作者查詢圖書館館藏以作者查詢臺灣博碩士論文系統以作者查詢全國書目
作者(中文):陳彥融
作者(外文):Chen, Yen-Jong
論文名稱(中文):一個平行的以規則為主之佈局圖案搜尋演算法
論文名稱(外文):A Parallel Approach for Rule-Based Layout Pattern Matching
指導教授(中文):王廷基
指導教授(外文):Wang, Ting-Chi
口試委員(中文):江蕙如
李尚貽
口試委員(外文):Jiang, Hui-Ru
Lei, Seong-I
學位類別:碩士
校院名稱:國立清華大學
系所名稱:資訊系統與應用研究所
學號:104065522
出版年(民國):106
畢業學年度:105
語文別:英文
論文頁數:30
中文關鍵詞:平行佈局圖案搜尋
外文關鍵詞:parallelpattern matching
相關次數:
  • 推薦推薦:0
  • 點閱點閱:555
  • 評分評分:*****
  • 下載下載:21
  • 收藏收藏:0
隨著製程圖案越做越小而設計卻越來越複雜的情況下,導致在先進的製程裡設計和量產的鴻溝逐漸變大。
在本篇論文中,我們提出了一個平行的方法來解決以規則為主之佈局圖案搜尋的問題。根據平行現有的有順序的方法,我們不僅維持了原本的解答品質,而且還大幅的減少了原本的方法的運算時間。實驗結果顯示我們所提出的平行化方法具有良好的效益。
As the feature size continues to shrink and the design complexity continues to increase in modern IC industry, the gap between design and manufacturing in advanced technology node becomes larger and larger. In this thesis, we propose a parallel approach for rule-based layout pattern matching problem. By parallelizing an existing sequential work, we not only maintain the solution quality, but also significantly decrease the runtime of the sequential algorithm. Experimental results are reported to support the efficacy of our parallel approach.
1. Introduction --- 1
2. Preliminaries --- 4
2.1 Problem Formulation --- 4
2.2 Review of Sequential Algorithm for Rule-based Layout Pattern
Matching --- 9
2.2.1 Data Structure Construction --- 9
2.2.2 Line Sweep Rule Check --- 10
2.2.3 Pattern Search --- 12
3. Enhancements to the Sequential Pattern Matching Algorithm --- 14
3.1 Layout Division --- 15
3.2 Polygon Pair Merging --- 18
4. Experimental Results --- 21
5. Conclusion --- 28
[1] S.-H. Wang, "An ecient algorithm for rule-based layout pattern matching," Master Thesis,
National Tsing Hua University, 2017.
[2] P. Gupta, A. B. Kahng, S. Nakagawa, S. Shah, and P. Sharma, "Lithography simulation-
based full-chip design analyses," in Proceedings of Society of Photographic Instrumentation
Engineers, vol. 6156, 2006. Art. ID 61560T.
[3] A. B. Kahng, C.-H. Park, and X. Xu, "Fast dual graph based hotspot detection," in Proceed-
ings of Society of Photographic Instrumentation Engineers, vol. 6349, pp. 628{635, 2006.
[4] H. Yao, S. Sinha, C. Chiang, X. Hong, and Y. Cai, "Ecient process hotspot detection
using range pattern matching," in Proceedings of International Conference on Computer Aided
Design, pp. 625{632, 2006.
[5] D. Ding, J. Torres, A, G. Pikus, F, and Z. Pan, D, "High performance lithographic hotspot
detection using hierarchically re ned machine learning," in Proceedings of Asia and South
Paci c Design Automation Conference, pp. 775{780, 2011.
[6] J.-Y. Wuu, F. G. Pikus, A. Torres, and M. Marek-Sadowska, "Rapid layout pattern classi ca-
tion," in Proceedings of Asia and South Paci c Design Automation Conference, pp. 781{786,
2011.
[7] W.-Y. Wen, J.-C. Li, S.-Y. Lin, J.-Y. Chen, and S.-C. Chang, "A fuzzy-matching model with
grid reduction for lithography hotspot detection," IEEE Transactions on Computer-Aided
Design of Intergrated Circuits and Systems, vol. 33, no. 11, pp. 1671{1680, 2014.
[8] Y.-T. Yu, G.-H. Lin, I. H.-R. Jiang, and C. Chiang, "Machine-learning-based hotspot de-
tection using topological classi cation and critical feature extraction," IEEE Transactions on
Computer-Aided Design of Intergrated Circuits and Systems, vol. 34, no. 3, pp. 460{470, 2015.
[9] J.-Y. Wuu, F. G. Pikus, A. Torres, and M. Marek-Saowska, "Detecting context sensitive
hotspots in standard cell libraries," in Proceedings of Society of Photographic Instrumentation
Engineers, vol. 7275, p. 727515, 2009.
[10] Y.-T. Yu, Y.-C. Chan, S. Sinha, I. H.-R. Jiang, and C. Chiang, "Accurate process-hotspot
detection using critical design rule extraction," in Proceedings Design Automation Conference,
pp. 1163{1168, 2012.
[11] J. W. Park, R. Todd, and X. Song, "Geometric pattern match using edge driven dissected
rectangles and vector space," IEEE Transactions on Computer-Aided Design of Intergrated
Circuits and Systems, vol. 35, no. 12, pp. 2046{2055, 2016.
[12] F. Pikus, "Topological pattern matching," U.S. Patent 018 594 A1, 2010.
[13] F. Gennari, "Fast pattern matching," U.S. Patent 7 818 707, 2010.
[14] "Introduction to parallel computing." https://computing.llnl.gov/tutorials/
parallel_comp/.
[15] "Openmp - the openmp api speci cation for parallel programming." http://www.openmp.
org/.
[16] "POSIX Threads Programming." https://computing.llnl.gov/tutorials/pthreads/.
[17] R. O. Topaloglus, "ICCAD-2016 Contest - Pattern classi cation for integrated circuit design
space analysis," http://cad-contest-2016.el.cycu.edu.tw/Problem_C/default.html/.
[18] H.-Y. Su, C.-C. Chen, Y.-L. Li, A.-C. Tu, C.-J. Wu, and C.-M. Huang, "A novel fast lay-
out encoding method for exact multilayer pattern matching with prufer encoding," IEEE
Transactions on Computer-Aided Design of Intergrated Circuits and Systems, vol. 34, no. 1,
pp. 95{108, 2015.
30
 
 
 
 
第一頁 上一頁 下一頁 最後一頁 top
* *