|
[1] D. C. Black, J. Donovan, B. Bunton, and A. Keist, “SystemC: From the Ground Up,” 2009. [2] J. Reineke, I. Liu, and H. D. Patel, “PRET DRAM controller bank privatization for predictability and temporal isolation,” in Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2011 Proceedings of the 9th International Conference on, Oct. 2011. [3] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2: a cycle accurate memory system simulator,” Computer Architecture Letters, vol. 10, no. 1, pp. 16–19, Jan 2011. [4] H.-C. Chiang, M.-Y. Wang, and C.-W. Wu, “DRAM system simulation speed-up by effctive-cycle selection,” in 2014 International Symposium on Computer, Consumer and Control (IS3C), Taichung, Taiwan, Jun. 2014, pp. 1053–1056. [5] M. Jung, C. Weis, and N. Wehn, “DRAMSys: A flxible DRAM subsystem design space exploration framework,” JPSJ Transactions on System LSI Design Methodology, vol. 8, pp. 63–74, 2015. [6] A. Hansson, N. Agarwal, A. Kolli, T. Wenisch, and A. N. Udipi, “Simulating DRAM controllers for future system architecture exploration,” in 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Monterey, California, Mar. 2014, pp. 201–210. [7] J.-H. Huang, “An event-based DRAM simulation model,” Master’s thesis, National Tsing-Hua University, October 2012. [8] J.-Y. Lai, P.-Y. Chen, T.-S. Hsu, C.-T. Huang, and J.-J. Liou, “Design and analysis of a many-core processor architecture for multimedia applications,” in Signal & Information Processing Association Annual Summit and Conference (APSIPA ASC), December 2012. [9] E. Salminen, C. Grecu, T. Hamalainen, and A. Ivanov, “Application modelling and hardware description for network-on-chip benchmarking,” in IET Computers & Digital Techniques, September 2009, pp. 539–550. [10] L. Lehtonen, E. Salminen, and T. D. Hämäläinen, “Analysis of modeling styles on network-on-chip simulation,” in NORCHIP, November 2010. [11] A. S. Initiative, “Open core protocol specifiation release 3.0,” Oct 2013. [12] “Openrisc 1000 arhitecture manual,” http://opencores.org/orlk/Main_Page, 2011. [13] C.-C. Wu, “An ESL DRAM subsystem for design evaulation of system chips,” Master’s thesis, National Tsing-Hua University, January 2016. [14] T.-S. Hsu, C.-C. Wu, C.-W. Hsu, C.-T. Huang, J.-J. Liou, Y.-H. Chen, and J.-M. Lu, “Design space exploration with a cycle-accurate SystemC/TLM DRAM controller model,” in VLSI Design, Automation and Test (VLSI-DAT), 2017 International Symposium on, 2017. [15] Y. Kim, , W. Yang, and O. Mutlu, “Ramulator: A fast and extensible DRAM simulator,” IEEE Computer Architecture Letters, vol. 15, no. 1, pp. 45–49, 2015. [16] 1Gb (32M× 32) GDDR5 SGRAM, SK hynix, 11 2009, rev. 1. |