|
[1] M. Agostinelli, M. Alioto, D. Esseni, and L. Selmi, "Leakage–delay tradeoff in FinFET logic circuits: A comparative analysis with bulk technology," IEEE transactions on very large scale integration (VLSI) systems, vol. 18, pp. 232-245, 2010. [2] D. K. Schroder, Semiconductor material and device characterization: John Wiley & Sons, 2006. [3] J. Stathis and D. DiMaria, "Reliability projection for ultra-thin oxides at low voltage," in Electron Devices Meeting, 1998. IEDM'98. Technical Digest., International, 1998, pp. 167-170. [4] D. J. Frank, Y. Taur, and H.-S. Wong, "Generalized scale length for two-dimensional effects in MOSFETs," IEEE Electron Device Letters, vol. 19, pp. 385-387, 1998. [5] D. Houghton, "Strain relaxation kinetics in Si1− x Gex/Si heterostructures," Journal of Applied Physics, vol. 70, pp. 2136-2151, 1991. [6] M. Houssa, L. Pantisano, L.-Å. Ragnarsson, R. Degraeve, T. Schram, G. Pourtois, et al., "Electrical properties of high-κ gate dielectrics: Challenges, current issues, and possible solutions," Materials Science and Engineering: R: Reports, vol. 51, pp. 37-85, 2006. [7] H. S. Momose, S.-I. Nakamura, T. Ohguro, T. Yoshitomi, E. Morifuji, T. Morimoto, et al., "Study of the manufacturing feasibility of 1.5-nm direct-tunneling gate oxide MOSFETs: uniformity, reliability, and dopant penetration of the gate oxide," IEEE transactions on electron devices, vol. 45, pp. 691-700, 1998. [8] L.-A. Ragnarsson, L. Pantisano, V. Kaushik, S.-I. Saito, Y. Shimamoto, S. De Gendt, et al., "The impact of sub monolayers of HfO2 on the device performance of high-k based transistors" in Electron Devices Meeting, 2003. IEDM'03 Technical Digest. IEEE International, 2003, pp. 4.2. 1-4.2. 4. [9] R. People and J. Bean, "Calculation of critical layer thickness versus lattice mismatch for GexSi1−x/Si strained‐layer heterostructures," Applied Physics Letters, vol. 47, pp. 322-324, 1985. [10] C. Manoj, M. Nagpal, D. Varghese, and V. R. Rao, "Device design and optimization considerations for bulk FinFETs," IEEE transactions on electron devices, vol. 55, pp. 609-615, 2008. [11] B. Parvais, A. Mercha, N. Collaert, R. Rooyackers, I. Ferain, M. Jurczak, et al., "The device architecture dilemma for CMOS technologies: opportunities & challenges of Finfet over planar mosfet," in VLSI Technology, Systems, and Applications, 2009. VLSI-TSA'09. International Symposium on, 2009, pp. 80-81. [12] D. Bhattacharya and N. K. Jha, "FinFETs: From devices to architectures," Advances in Electronics, vol. 2014, 2014. [13] C. Kang, R. Choi, S. Song, B. Ju, M. Hussain, B. Lee, et al., "Effects of ALD TiN Metal Gate Thickness on Metal Gate/High-k Dielectric SOI FinFET Characteristics," in International SOI Conference, 2006 IEEE, 2006, pp. 135-136. [14] T. Hayashida, K. Endo, Y. Liu, S.-I. O'uchi, T. Matsukawa, W. Mizubayashi, et al., "Fin-height effect on poly-Si/PVD-TiN stacked-gate FinFET performance," IEEE Transactions on Electron Devices, vol. 59, pp. 647-653, 2012. [15] C. Y. Kang, J.-W. Yang, J. Oh, R. Choi, Y. J. Suh, H. Floresca, et al., "Effects of Film Stress Modulation Using TiN Metal Gate on Stress Engineering and Its Impact on Device Characteristics in Metal Gate/High-k Dielectric SOI FinFETs," IEEE Electron Device Letters, vol. 29, pp. 487-490, 2008. [16] M. Yang, M. Ieong, L. Shi, K. Chan, V. Chan, A. Chou, et al., "High performance CMOS fabricated on hybrid substrate with different crystal orientations," in Electron Devices Meeting, 2003. IEDM'03 Technical Digest. IEEE International, 2003, pp. 18.7. 1-18.7. 4. [17] I. Ok, H.-s. Kim, M. Zhang, C.-Y. Kang, S. J. Rhee, C. Choi, et al., "Metal gate-HfO2 MOS structures on GaAs substrate with and without Si interlayer," IEEE electron device letters, vol. 27, pp. 145-147, 2006. [18] G. Vellianitis, M. J. van Dal, G. Boccardi, B. Duriez, F. C. Voogt, M. Kaiser, et al., "The Influence of TiN Thickness and SiO2 Formation Method on the Structural and Electrical Properties of TiN/HfO2/SiO2 Gate Stacks," IEEE Transactions on Electron Devices, vol. 56, pp. 1548-1553, 2009. [19] R. Woltjer, G. M. Paulzen, H. G. Pomp, H. Lifka, and P. Woerlee, "Three hot-carrier degradation mechanisms in deep-submicron PMOSFET's," IEEE transactions on Electron Devices, vol. 42, pp. 109-115, 1995. [20] D. J. Paul, "Si/SiGe heterostructures: from material and physics to devices and circuits," Semiconductor Science and Technology, vol. 19, p. R75, 2004. [21] A. I. Kingon, M. Jon-Paul, and S. Streiffer, "Alternative dielectrics to silicon dioxide for memory and logic devices," Nature, vol. 406, p. 1032, 2000. [22] Y. Wu, "Deep-Submicron-Devices Chapter 4," NTHU_2007, 2007. [23] I.-W. Wu, T.-Y. Huang, W. B. Jackson, A. G. Lewis, and A. Chiang, "Passivation kinetics of two types of defects in polysilicon TFT by plasma hydrogenation," IEEE Electron Device Letters, vol. 12, pp. 181-183, 1991. [24] N. Nickel, P. Mei, and J. Boyce, "On the nature of the defect passivation in polycrystalline silicon by hydrogen and oxygen plasma treatments," IEEE Transactions on Electron Devices, vol. 42, pp. 1559-1560, 1995. [25] D. Kaplan, N. Sol, G. Velasco, and P. Thomas, "Hydrogenation of evaporated amorphous silicon films by plasma treatment," Applied Physics Letters, vol. 33, pp. 440-442, 1978. [26] A. F. i Morral and P. R. i Cabarrocas, "Etching and hydrogen diffusion mechanisms during a hydrogen plasma treatment of silicon thin films," Journal of Non-Crystalline Solids, vol. 299, pp. 196-200, 2002. [27] J.-S. Lee, Y.-K. Choi, D. Ha, S. Balasubramanian, T.-J. King, and J. Bokor, "Hydrogen annealing effect on DC and low-frequency noise characteristics in CMOS FinFETs," IEEE Electron Device Letters, vol. 24, pp. 186-188, 2003. [28] T. Lee and S. K. Banerjee, "Reduced Gate-Leakage Current and Charge Trapping Characteristics of Dysprosium-Incorporated HfO2 Gate-Oxide n-MOS Devices," IEEE Transactions on Electron Devices, vol. 58, pp. 562-566, 2011. [29] S.-i. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration," IEEE Transactions on Electron Devices, vol. 41, pp. 2357-2362, 1994. [30] T. Ma, "Making silicon nitride film a viable gate dielectric," IEEE Transactions on Electron Devices, vol. 45, pp. 680-690, 1998. [31] C. C. Yeo, B. J. Cho, F. Gao, S. Lee, M.-H. Lee, C.-Y. Yu, et al., "Electron mobility enhancement using ultrathin pure Ge on Si substrate," IEEE electron device letters, vol. 26, pp. 761-763, 2005. [32] S. Ghosh and S. M. Han, "High-Mobility MOSFETs Fabricated on Continuous, Wafer-Scale Ge Films Epitaxially Grown on Si," IEEE Electron Device Letters, vol. 35, pp. 900-902, 2014. [33] E. Kasper, K. Lyutovich, M. Bauer, and M. Oehme, "New virtual substrate concept for vertical MOS transistors," Thin Solid Films, vol. 336, pp. 319-322, 1998. [34] M. Perego, G. Seguini, and M. Fanciulli, "Energy band alignment of HfO2 on Ge," Journal of applied physics, vol. 100, p. 093718, 2006. [35] P.-J. Tzeng, S. Maikap, P.-S. Chen, Y.-W. Chou, C.-S. Liang, and L.-S. Lee, "Physical and reliability characteristics of Hf-based gate dielectrics on strained-Si1-xGex MOS devices," IEEE Transactions on Device and Materials Reliability, vol. 5, pp. 168-176, 2005. [36] C. Liu and L. Chen, "SiGe/Si heterostructures," Encyclopedia of Nanoscience and Nanotechnology, HS Nalwa, Ed. Stevenson Ranch, CA: American Scientific, 2004. [37] C. Wee, S. Maikop, and C.-Y. Yu, "Mobility-enhancement technologies," IEEE Circuits and Devices Magazine, vol. 21, pp. 21-36, 2005. [38] S. Maikap, L. Bera, S. Ray, S. John, S. Banerjee, and C. Maiti, "Electrical characterization of Si/Si1−x Gex/Si quantum well heterostructures using a MOS capacitor," Solid-State Electronics, vol. 44, pp. 1029-1034, 2000. [39] S. Maikap, S. Ray, S. John, S. Banerjee, and C. Maiti, "Electrical characterization of ultra-thin gate oxides on Si/Si1-x-yGexCy/Si quantum well heterostructures," Semiconductor science and technology, vol. 15, p. 761, 2000. [40] H. Mertens, R. Ritzenthaler, A. Hikavyy, J. Franco, J. W. Lee, D. Brunco, et al., "Performance and reliability of high-mobility Si0.55Ge0.45 p-channel FinFETs based on epitaxial cladding of Si Fins," in VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on, 2014, pp. 1-2. [41] J. Huang, P. Kirsch, J. Oh, S. Lee, J. Price, P. Majhi, et al., "Mechanisms limiting EOT scaling and gate leakage currents of high-k/metal gate stacks directly on SiGe and a method to enable sub-1nm EOT," in VLSI Technology, 2008 Symposium on, 2008, pp. 82-83. [42] K. Linder, F. Zhang, J.-S. Rieh, P. Bhattacharya, and D. Houghton, "Reduction of dislocation density in mismatched SiGe/Si using a low-temperature Si buffer layer," Applied physics letters, vol. 70, pp. 3224-3226, 1997. [43] R. Zhang, N. Taoka, P.-C. Huang, M. Takenaka, and S. Takagi, "1-nm-thick EOT high mobility Ge n-and p-MOSFETs with ultrathin GeOx/Ge MOS interfaces fabricated by plasma post oxidation," in Electron Devices Meeting (IEDM), 2011 IEEE International, 2011, pp. 28.3. 1-28.3. 4. [44] H.-C. Cheng, F.-S. Wang, and C.-Y. Huang, "Effects of NH3 plasma passivation on N-channel polycrystalline silicon thin-film transistors," IEEE Transactions on Electron Devices, vol. 44, pp. 64-68, 1997. [45] M.-W. Ma, T.-S. Chao, T.-Y. Chiang, W.-C. Wu, and T.-F. Lei, "Impacts of N2 and NH3 Plasma Surface Treatments on High-Performance LTPS-TFT With High-k Gate Dielectric," IEEE Electron Device Letters, vol. 29, pp. 1236-1238, 2008. [46] C.-C. Li, K.-S. Chang-Liao, L.-T. Chen, C.-H. Fu, H.-Z. Hong, M.-C. Li, et al., "Low inversion equivalent oxide thickness and enhanced mobility in MOSFETs with chlorine plasma interface engineering," Solid-State Electronics, vol. 101, pp. 33-37, 2014. [47] W.-C. Wu, C.-S. Lai, S.-C. Lee, M.-W. Ma, T.-S. Chao, J.-C. Wang, et al., "Fluorinated HfO2 gate dielectrics engineering for CMOS by pre-and post-CF4 plasma passivation," in Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 2008, pp. 1-4. [48] M.-W. Ma, T.-Y. Chiang, W.-C. Wu, T.-S. Chao, and T.-F. Lei, "Characteristics of HfO2/Poly-Si Interfacial Layer on CMOS LTPS-TFTs With HfO2 Gate Dielectric and O2 Plasma Surface Treatment," IEEE Transactions on Electron Devices, vol. 55, pp. 3489-3493, 2008. [49] S. Yamakawa, S. Yabuta, A. Ban, M. Okamoto, M. Katayama, Y. Ishii, et al., "Plasma Treatment Effect on the Off Current Characteristics of a‐Si TFT," in SID Symposium Digest of Technical Papers, 1998, pp. 443-446. [50] K. C. Moon, J.-H. Lee, and M.-K. Han, "Improvement of polycrystalline silicon thin film transistor using oxygen plasma pretreatment before laser crystallization," IEEE Transactions on Electron Devices, vol. 49, pp. 1319-1322, 2002.
|