|
[1] David A. Johns and Ken Martin, ”Analog Integrated Circuit Design,” John Wiley & Sons, Inc., 1997. [2] Mikael Gustavsson, J. Jacob Wikner and Nianxiong Nick Tan, ”CMOS Data Converter For Communication,” Kluwer Academic Publishers, Boston, 2002. [3] Behzad Razavi, ”Design of Analog CMOS Integrated Circuit,” McGraw-Hill, Boston,2001. [4] John P. Uyemura, ”CMOS Logic Circuit Design,” Kluwer Academic Publishers, Boston, 1999. [5] R. Jacob Baker, “CMOS: Circuit Design, Layout, and Simulation,” Wiley-IEEE Press, 2005. [6] Andrew Masami Abo,”Design for Reliability of Low-voltage, Switched-capacitor Circuits,” Ph.D. Thesis, University of California, Berkeley, 1999. [7] Fayomi, C.J.B.; Roberts, G.W.; Sawan, M., ”Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: design and chip characterization,” ISCAS Circuits and Systems, Vol. 3 , pp. 2200-2203, May 2005. [8] Byung-Moo Min, P. Kim, D. Boisvert, and A. Aude, “A 69 mW 10 b 80 MS/s pipelined CMOS ADC,” IEEE International Solid-State Circuits Conference, 2003 [9] T. B. Choand P. R. Gray, “A 10b, 20MSample/s, 35mW Pipeline A/D Converter,” IEEE Journal of Solid-State Circuits, vol.SC-30, no.5, pp.166- 172, Mar. 1995. [10] S. H. Lewis, H. S. Fetterman, G. F. Gross Jr., R. Ramachandran, T.R. Viswanathan,“A 10-b 20Msample/s Analog-to-Digital Converter,” IEEE J. Solid-State Circuits,Vol. 27, pp.351-358, March 1992. [11] Yong-In Park, S .Karthikeyan, F. Tsay, and E. Bartolome, “A 10-b 100- MSample/s CMOS pipelined ADC with 1.8 V power supply,” IEEE International Solid-State Circuits Conference, Feb. 2001 [12] J. Steensgaard, ”Bootstrapped low-voltage analog switches,” in Proc. IEEE int. Symp.Circuits and System (ISCAS), vol.2, pp. 29-32, May 1999. [13] Mehr and L. Singer, “A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC,”IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318–325, Mar. 2000. [14] P. C. Yu, and H. S. Lee, “2.5-V, 12-b, 5MS/s Pipelined CMOS ADC,” IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996. [15] G. Hoogzaad, R. Roovers, “A 65-mW, 10-bit, 40-Msample/s BiCMOS Nyquist ADC in 0.8 mm2,” IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1796 – 1802, Dec. 1999. [16] T. Cho and P. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter,” IEEE J. Solid-State Circuits, vol. 30, no.3, pp. 166–172, Mar. 1995. [17] J. Doernberg, H-S. Lee, D. A. Hodges, “Full-Speed Testing of A/D Converters,” IEEE J. Solid-State Circuits, vol. SC-19, no. 6, Dec. 1984. [18] C. Ojas, L. R. Carley, “Analysis of Switched-Capacitor Common-Mode Feedback Circuit,” IEEE Transactions on Circuit and Systems, Vol. 50, pp.3226-334, Dec. 2003. [19] P. R. Surkanti, A. Garimella, and P. M. Furth, “Pole-zero analysis of multi-stage amplifiers: A tutorial overview,” in IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), 2011, Aug. 2011, pp. 1–4. [20] P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram, and K. C. Dyer, “Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers,” IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 275–285, Feb. 2004. [21] I. Ahmed, and D. A. Johns, “A high bandwidth power scalable sub-sampling10-bit pipelined ADC with embedded sample and hold,” IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1638-1647, July 2008. [22] J. Shen and P. Kinget, “A 0.5-V 8-bit 10-Ms/s pipelined ADC in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 787–795, Apr. 2008. [23] K. Chandrashekar, M. Corsi, J. Fattaruso, and B. Bakkaloglu, “A 20-MS/s to 40-MS/s reconfigurable pipeline ADC implemented with parallel OTA scaling,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 57, no. 8, pp. 602–606, Aug. 2010. [24] D. Gubbins, B. Lee, P. Hanumolu, and U. Moon, “Continuous-time input pipeline ADCs,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1456– 1468, Aug. 2010.
|