帳號:guest(3.140.186.54)          離開系統
字體大小: 字級放大   字級縮小   預設字形  

詳目顯示

以作者查詢圖書館館藏以作者查詢臺灣博碩士論文系統以作者查詢全國書目
作者(中文):林軒毅
作者(外文):Lin, Hsuan-Yi
論文名稱(中文):運用頻譜分析法精算程序執行段落
論文名稱(外文):A Precise Program Phase Identification Method Based on Frequency Domain Analysis
指導教授(中文):蔡仁松
指導教授(外文):Tsay, Ren-Song
口試委員(中文):李哲榮
周志遠
口試委員(外文):Lee, Che-Rung
Chou, Jerry
學位類別:碩士
校院名稱:國立清華大學
系所名稱:資訊工程學系所
學號:102062640
出版年(民國):106
畢業學年度:105
語文別:英文
論文頁數:38
中文關鍵詞:程序執行段落頻域分析基本區塊
外文關鍵詞:program phasefrequency domain analysisbasic block
相關次數:
  • 推薦推薦:0
  • 點閱點閱:322
  • 評分評分:*****
  • 下載下載:14
  • 收藏收藏:0
在本論文中,我們提出了一套系統化的方法,將程式執行的行為蹤跡轉換成以頻域表示,並藉此準確的定義程式執行段落。分析過的結果可以被嵌入程式碼中來標記每一個執行段落的起始點以及特性(例如CPI值),並可以用來在程式運行時預測執行段落。藉由這些精確的程式執行段落資訊,將可以探索和開發更聰明的軟體和系統優化技術。
In this paper, we present a systematic approach that transforms the program execution trace into frequency domain and precisely identifies program phases. The analyzed results can be embedded into program code to mark the starting point and execution characteristics, such as CPI (Cycles per Instruction), of each phase. The so generated information can be applied to runtime program phase prediction. With the precise program phase information, more intelligent software and system optimization techniques can be further explored and developed.
Chapter 1 Introduction 6
Chapter 2 Related Work 11
A.Time-quantum-based Approaches 11
B.Program-structure-based Approaches 13
Chapter 3 Frequency-DOMAIN Program Phase Analysis Method 16
A.Frequency Domain Analysis 17
B.Basic Block Performance Value 21
C.Basic Block as Phase Starting Point 23
D.Code Structure and Phase 24
E.Hierarchical Phase Information 25
F.Propose Algorithm Flow 26
Chapter 4 Experiments 28
A.Methodology 28
B.Evaluation Results 28
C.Discussion 30
Chapter 5 Conclusion 34
Bibliography 35
[1] Michael C. Huang, J. Renau and J. Torrellas, “Positional adaptation of processors application to energy reduction,” Proceedings of the 30th annual international symposium on Computer architecture (ISCA), ACM, 2003.
[2] N. Peleg, B. Mendelson, “Detecting change in program behavior for adaptive optimization,” Proceedings of 16th International Conference on Parallel Architectures and Compilation Techniques (PACT), IEEE, 2007.
[3] R. Sarikaya, C. Isci, A. Buyuktosunoglu, “Runtime workload behavior prediction using statistical metric modeling with application to dynamic power management,” Proceedings of 2010 IEEE International Symposium on Workload Characterization (IISWC).
[4] L. Sawalha, S. Wolff, Monte P. Tull, Ronald D. Barnes, “Phase-guided scheduling on single-ISA heterogeneous multicore processors,” Proceedings of 14th Euromicro Conference on Digital System Design (DSD), IEEE, 2011.
[5] A. Sembrant, D. Black-Schaffer ,E. Hagersten, “Phase guided profiling for fast cache modeling,” Proceedings of the Tenth annual IEEE/ACM international symposium on Code generation and optimization (CGO), ACM, 2012.
[6] S. Padmanabha, A. Lukefahr, R. Das, S. Mahlke, “Trace based phase prediction for tightly-coupled heterogeneous cores,” Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), ACM, 2013.
[7] J. Lau, J. Sampson, E. Perelman, G. Hamerly, B. Calder, “The Strong correlation Between Code Signatures and Performance,” Proceedings of 2005 International Symposium on Performance Analysis of Systems and software (ISPASS), IEEE, 2005.
[8] T. Sherwood, E. Perelman and B. Calder, “Basic block distribution analysis to find periodic behavior and simulation points in application,” Proceedings of 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT), IEEE, 2001.
[9] T. Sherwood, E. Perelman, G. Hamerly and B. Calder, “Automatically characterizing large scale program behavior,” Proceedings of the 10th international conference on Architectural support for programming languages and operating systems (ASPLOS), ACM, 2002.
[10] T. Sherwood, S. Sair and B. Calder, “Phase tracking and prediction,” Proceedings of the 30th annual international symposium on Computer architecture (ISCA), ACM, 2003.
[11] J. Lau, S. Schoenmackers and B. Calder, “Transition phase classification and prediction,” Proceedings of 11th International Symposium on High-Performance Computer Architecture (HPCA), IEEE, 2005.
[12] Z. Fang, J. Li, W. Zhang, Y. Li, H. Chen, B. Zang, “Improving dynamic prediction accuracy through multi-level phase analysis” Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems (LCTES), ACM, 2012.
[13] J. Lau, E. Perelman and B. Calder, “Selecting software phase markers with code structure analysis,” Proceedings of the International Symposium on Code Generation and Optimization (CGO), ACM, 2006.
[14] Y. Jiang, Eddy Z Zhang, K. Tian, F. Mao, M. Gethers, X. Shen, Y. Gao, “Exploiting statistical correlations for proactive prediction of program behaviors,” Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization (CGO), ACM, 2010.
[15] Z. Fang, J. Li, W. Zhang, Y. Li, H. Chen, B. Zang, “Improving dynamic prediction accuracy through multi-level phase analysis,” Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems (LCTES), ACM, 2012.
[16] D. Burger, Todd M. Austin, “The SimpleScalar tool set, version 2.0,” ACM SIGARCH Computer Architecture News 25.3 (1997): 13-25.
[17] John L. Henning, “SPEC CPU2006 benchmark descriptions,” ACM SIGARCH Computer Architecture News 34.4 (2006): 1-17.
[18] FreeMat - http://freemat.sourceforge.net/
 
 
 
 
第一頁 上一頁 下一頁 最後一頁 top
* *