|
[1] Michael C. Huang, J. Renau and J. Torrellas, “Positional adaptation of processors application to energy reduction,” Proceedings of the 30th annual international symposium on Computer architecture (ISCA), ACM, 2003. [2] N. Peleg, B. Mendelson, “Detecting change in program behavior for adaptive optimization,” Proceedings of 16th International Conference on Parallel Architectures and Compilation Techniques (PACT), IEEE, 2007. [3] R. Sarikaya, C. Isci, A. Buyuktosunoglu, “Runtime workload behavior prediction using statistical metric modeling with application to dynamic power management,” Proceedings of 2010 IEEE International Symposium on Workload Characterization (IISWC). [4] L. Sawalha, S. Wolff, Monte P. Tull, Ronald D. Barnes, “Phase-guided scheduling on single-ISA heterogeneous multicore processors,” Proceedings of 14th Euromicro Conference on Digital System Design (DSD), IEEE, 2011. [5] A. Sembrant, D. Black-Schaffer ,E. Hagersten, “Phase guided profiling for fast cache modeling,” Proceedings of the Tenth annual IEEE/ACM international symposium on Code generation and optimization (CGO), ACM, 2012. [6] S. Padmanabha, A. Lukefahr, R. Das, S. Mahlke, “Trace based phase prediction for tightly-coupled heterogeneous cores,” Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), ACM, 2013. [7] J. Lau, J. Sampson, E. Perelman, G. Hamerly, B. Calder, “The Strong correlation Between Code Signatures and Performance,” Proceedings of 2005 International Symposium on Performance Analysis of Systems and software (ISPASS), IEEE, 2005. [8] T. Sherwood, E. Perelman and B. Calder, “Basic block distribution analysis to find periodic behavior and simulation points in application,” Proceedings of 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT), IEEE, 2001. [9] T. Sherwood, E. Perelman, G. Hamerly and B. Calder, “Automatically characterizing large scale program behavior,” Proceedings of the 10th international conference on Architectural support for programming languages and operating systems (ASPLOS), ACM, 2002. [10] T. Sherwood, S. Sair and B. Calder, “Phase tracking and prediction,” Proceedings of the 30th annual international symposium on Computer architecture (ISCA), ACM, 2003. [11] J. Lau, S. Schoenmackers and B. Calder, “Transition phase classification and prediction,” Proceedings of 11th International Symposium on High-Performance Computer Architecture (HPCA), IEEE, 2005. [12] Z. Fang, J. Li, W. Zhang, Y. Li, H. Chen, B. Zang, “Improving dynamic prediction accuracy through multi-level phase analysis” Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems (LCTES), ACM, 2012. [13] J. Lau, E. Perelman and B. Calder, “Selecting software phase markers with code structure analysis,” Proceedings of the International Symposium on Code Generation and Optimization (CGO), ACM, 2006. [14] Y. Jiang, Eddy Z Zhang, K. Tian, F. Mao, M. Gethers, X. Shen, Y. Gao, “Exploiting statistical correlations for proactive prediction of program behaviors,” Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization (CGO), ACM, 2010. [15] Z. Fang, J. Li, W. Zhang, Y. Li, H. Chen, B. Zang, “Improving dynamic prediction accuracy through multi-level phase analysis,” Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems (LCTES), ACM, 2012. [16] D. Burger, Todd M. Austin, “The SimpleScalar tool set, version 2.0,” ACM SIGARCH Computer Architecture News 25.3 (1997): 13-25. [17] John L. Henning, “SPEC CPU2006 benchmark descriptions,” ACM SIGARCH Computer Architecture News 34.4 (2006): 1-17. [18] FreeMat - http://freemat.sourceforge.net/
|